



Block diagram



```
// AXI I/F
input      axi_aclk;
output [31:0] axi_awaddr;
output [7:0]  axi_awlen;
output      axi_awvalid;
input      axi_awready;
output [31:0] axi_wdata;
output      axi_wlast;
output      axi_wvalid;
input      axi_wready;
input      axi_bvalid;
output      axi_bready;
```

DDR Write (where burst length is 4)



DDR Read (where burst length is 4)

