

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


K74 MLB


LAST_MODIFIED= Tue Apr 13 17:17:57 2010


REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
A	0000891242	PRODUCTION RELEASED	2010-04-13

Page	Contents	Sync	Date
1	Table of Contents	K74_MASTER	N/A
2	System Block Diagram	K74_MASTER	N/A
3	Power Block Diagram	K74_MASTER	N/A
4	BOM Configuration	K74_MASTER	N/A
5	Power Conn / Alias	K74_MASTER	N/A
6	Holes	K74_MASTER	N/A
7	UNUSED SIGNAL ALIAS	K74_MASTER	N/A
8	Signal Aliases	K74_MASTER	N/A
9	CPU DMI/PEG/FDI/RSVD	K74_MASTER	N/A
10	CPU CLOCK/MISC/JTAG	K74_MASTER	N/A
11	CPU DDR3 INTERFACES	K74_MASTER	N/A
12	CPU POWER	K74_MASTER	N/A
13	CPU GROUNDS	K74_MASTER	N/A
14	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	NICK	12/08/2009
15	CPU NON-GFX DECOUPLING	NICK	12/08/2009
16	CPU/PCH GFX DECOUPLING	K74_MASTER	N/A
17	PCH SATA/PCIE/CLK/LPC/SPI	NICK	12/08/2009
18	PCH DMI/FDI/GRAPHICS	K74_MASTER	N/A
19	PCH PCI/FLASHCACHE/USB	NICK	12/08/2009
20	PCH MISC	K23F	11/30/2009
21	PCH POWER	K23F	11/30/2009
22	PCH GROUNDS	K23F	11/30/2009
23	PCH DECOUPLING	K74_MASTER	N/A
24	EXTENDED DEBUG PORT(XDP)	NICK	12/08/2009
25	CLOCK (CK505)	K23F	11/30/2009
26	DDR3 RESET	MATT	01/06/2010
27	CHIPSET SUPPORT	K74_MASTER	N/A
28	DDR3 Vref Margining	MATT	01/06/2010
29	MEMORY CAPS	K74_MASTER	N/A
30	DDR3 SO-DIMMs 0 & 2	K74_MASTER	N/A
31	DDR3 SO-DIMM CONNECTOR B	K74_MASTER	N/A
32	DDR3 ALIAS AND BITSWAPS	K74_MASTER	N/A
33	PCI-E MiniCard Connector	K74_MASTER	N/A
34	USB HUB 1	K74_MASTER	N/A
35	USB HUB 2	K74_MASTER	N/A
36	Caesar II/IV Support	MASTER	N/A
37	Ethernet PHY (Caesar II/IV)	T27	11/30/2009
38	Ethernet Connector	MASTER	N/A
39	FireWire LLC/PHY (XIO2213B)	MASTER	N/A
40	FW 1394B MISC	MASTER	N/A
41	FIREWIRE CONNECTOR	MASTER	11/17/2009
42	SATA Connectors	K74_MASTER	N/A
43	EXTERNAL USB CONNECTORS	MASTER	11/30/2009
44	Internal USB Connections	MASTER	11/06/2009
45	SD READER CONNECTOR	K74_MASTER	N/A
46	SMC	K74_MASTER	N/A
47	SMC Support	K74_MASTER	N/A
48	LPC+SPI Debug Connector	K23F	11/30/2009


Page	Contents	Sync	Date
49	SMBus Connections	DAVE	01/07/2010
50	CPU/GPU POWER SENSE	K74_MASTER	N/A
51	HDD TEMP SENSE	K74_MASTER	N/A
52	REMOTE TEMP/POWER SENSORS	NICK	11/06/2009
53	HD AND OD FAN	K74_MASTER	N/A
54	CPU FAN & AMBIENT SENSE	K74_MASTER	N/A
55	SPI ROM	K23F	11/30/2009
56	AUDIO: CODEC/REGULATOR	BREECE	02/02/2010
57	AUDIO: FILTER/BUFFER	BREECE	02/02/2010
58	AUDIO: SPEAKER AMP_1	BREECE	02/02/2010
59	AUDIO: SPEAKER AMP	BREECE	02/02/2010
60	Audio: MLB to I/O Conn.	BREECE	02/02/2010
61	AUDIO: Detects/Grounding	BREECE	02/02/2010
62	AUDIO: Mikey	BREECE	02/02/2010
63	POWER SEQUENCING ENABLES	K74_MASTER	N/A
64	POWER SEQUENCING PGOOD	K74_MASTER	N/A
65	VREG: PPVCORE_S0_CPU	K74_MASTER	N/A
66	VREG: CPU CORE - PHASES 1-3	K74_MASTER	N/A
67	VREG: CPU CORE CAPS	K74_MASTER	N/A
68	CPU VTT REGULATOR	NICK	12/08/2009
69	IBEX PEAK CORE	K74_MASTER	N/A
70	5V_S3 / 3V3_S5 VREGS	NICK	12/08/2009
71	1.5V / 1.8V VREGS	K23F	11/30/2009
72	3.42 G3HOT SUPPLY	K74_MASTER	N/A
73	S3+S0 FETS	K74_MASTER	N/A
74	MXM PCIe, DP & Power	K23F	11/30/2009
75	MXM I/O	K74_MASTER	N/A
76	MXM PCIe CAPS	K23F	11/30/2009
77	Display: Aliases	K74_MASTER	N/A
78	Display: Int DP Connector	K74_MASTER	N/A
79	DISPLAY: DP REDRIVER	DAVE	01/07/2010
80	DISPLAYPORT CONNECTIONS	DAVE	01/07/2010
81	Display: Ext DP Connector	K74_MASTER	N/A
82	K74/K75 RULE DEFINITIONS	K74_MASTER	N/A
83	Memory Constraints	K74_MASTER	N/A
84	PCIe/DMI/FDI/SATA CONSTRAINTS	K74_MASTER	N/A
85	IBEX PEAK CONSTRAINTS	K74_MASTER	N/A
86	ENET/SD/FW/AUD CONSTRAINTS	K74_MASTER	N/A
87	GRAPHICS CONSTRAINTS	DAVE	01/07/2010
88	SMC Constraints	TEMP	12/09/2009
89	POWER CONSTRAINTS	K74_MASTER	N/A
90	PM RESETS ENABLES PGOOD CONST	K74_MASTER	N/A
91	K74/K75 ICT/FCT	K74_MASTER	N/A







SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Holes			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	A.0.0		
	BRANCH		
	PAGE		
	7 OF 110		
	SHEET		
	6 OF 92		


8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS		NC ON UNUSED PCIE ALIASES		NC ON UNUSED DISPLAY ALIASES		NC ON UNUSED FDI ALIASES	
9 TP CPU RSVD<41..29> == NC CPU RSVD<41..29> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 D2R N<3..0> == NC PCIE T28 D2RN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG DDC CLK == NC CRT IG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI TX N<7..0> == NC CPU FDI TXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
9 TP CPU RSVD<26..1> == NC CPU RSVD<26..1> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 D2R P<3..0> == NC PCIE T28 D2RP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG DDC DATA == NC CRT IG DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI TX P<7..0> == NC CPU FDI TXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP CPU FC AE38 == NC CPU FC AE38 MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 R2D C N<3..0> == NC PCIE T28 R2D CN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG RED == NC CRT IG RED MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI RX N<7..0> == NC PCH FDI RXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP CPU FC AG40 == NC CPU FC AG40 MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE T28 R2D C P<3..0> == NC PCIE T28 R2D CP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG GREEN == NC CRT IG GREEN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI RX P<7..0> == NC PCH FDI RXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED PCI ALIASES		17 TP PCIE CLK100M T28 N == NC PCIE CLK100M T28N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG BLUE == NC CRT IG BLUE MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI FSYNC<1..0> == NC CPU FDI FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI AD<31..0> == NC PCI AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE CLK100M T28 P == NC PCIE CLK100M T28P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG HSYNC == NC CRT IG HSYNC MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI FSYNC<1..0> == NC PCH FDI FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI C BE L<3..0> == NC PCI C BE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD D2R P == NC PCIE EXCARD D2RP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP CRT IG VSYNC == NC CRT IG VSYNC MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI LSYNC<1..0> == NC CPU FDI LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI PAR == NC PCI PAR MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD D2R N == NC PCIE EXCARD D2RN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI LSYNC<1..0> == NC PCH FDI LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE	
19 TP PCI RESET L == NC PCI RESET L MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD R2D C P == NC PCIE EXCARD R2D CP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		9 TP CPU FDI INT == NC CPU FDI INT MAKE_BASE=TRUE NO_TEST=TRUE	
20 TP PCIE CLK100M XDPP == NC PCIE CLK100M XDPP MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE EXCARD R2D C N == NC PCIE EXCARD R2D CN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B AUX N == NC DP IG B AUXN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP PCH FDI INT == NC PCH FDI INT MAKE_BASE=TRUE NO_TEST=TRUE	
20 TP PCIE CLK100M XDPN == NC PCIE CLK100M XDPN MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE CLK100M EXCARD P == NC PCIE CLK100M EXCARDP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B AUX P == NC DP IG B AUXP MAKE_BASE=TRUE NO_TEST=TRUE			
20 TP DMI CLK100M LAP == NC DMI CLK100M LAP MAKE_BASE=TRUE NO_TEST=TRUE		17 PCIE CLK100M EXCARD N == NC PCIE CLK100M EXCARDN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B HPD == NC DP IG B HPD MAKE_BASE=TRUE NO_TEST=TRUE			
20 TP DMI CLK100M LAN == NC DMI CLK100M LAN MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B DDC CLK == NC DP IG B DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE			
17 TP LPC DREQ1 L == NC LPC DREQ1 L MAKE_BASE=TRUE NO_TEST=TRUE		17 TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG B DDC DATA == NC DP IG B DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE			
17 TP LPC DREQ0 L == NC LPC DREQ0 L MAKE_BASE=TRUE NO_TEST=TRUE		17 DMI MIDBUS CLK100M P == NC DMI MIDBUS CLK100MP MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE			
17 TP LPC DREQ0 L == NC LPC DREQ0 L MAKE_BASE=TRUE NO_TEST=TRUE		17 DMI MIDBUS CLK100M N == NC DMI MIDBUS CLK100MN MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE			
NC ON UNUSED NAND ALIASES		NC ON UNUSED USB ALIASES		18 TP DP IG C AUX N == NC DP IG C AUXN MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV CE L<3..0> == NC NV CE L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 1N == NC USB 1N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C AUX P == NC DP IG C AUXP MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV DOS<1..0> == NC NV DOS<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 1P == NC USB 1P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C HPD == NC DP IG C HPD MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV DO<15..0> == NC NV DO<15..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 2N == NC USB 2N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C CTRL CLK == NC DP IG C CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV RCOMP == NC NV RCOMP MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 2P == NC USB 2P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG C CTRL DATA == NC DP IG C CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV RB L == NC NV RB L MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 3N == NC USB 3N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV WR RE L<1..0> == NC NV WR RE L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 3P == NC USB 3P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV WE CK L<1..0> == NC NV WE CK L<1..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 4N == NC USB 4N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D AUXN == NC DP IG D AUXN MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV ALE == NC NV ALE MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 4P == NC USB 4P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D AUXP == NC DP IG D AUXP MAKE_BASE=TRUE NO_TEST=TRUE			
19 TP NV CLE == NC NV CLE MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 5N == NC USB 5N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D HPD == NC DP IG D HPD MAKE_BASE=TRUE NO_TEST=TRUE			
NC ON UNUSED MEM ALIASES		19 TP USB 5P == NC USB 5P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM A CS L<7..4> == NC MEM A CS L<7..4> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 6N == NC USB 6N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM A DO CB<7..0> == NC MEM A DO CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 6P == NC USB 6P MAKE_BASE=TRUE NO_TEST=TRUE		17 TP GFX VID<0..6> == NC GFX VID<0..6> MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM A DOS N<8> == NC MEM A DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 7N == NC USB 7N MAKE_BASE=TRUE NO_TEST=TRUE		17 TP GFX VSENSE N == NC GFX VSENSEN MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM A DOS P<8> == NC MEM A DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 7P == NC USB 7P MAKE_BASE=TRUE NO_TEST=TRUE		17 TP GFX VSENSE P == NC GFX VSENSEP MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B CS L<7..4> == NC MEM B CS L<7..4> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 9N == NC USB 9N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO TVCLKINN == NC SDVO TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 9P == NC USB 9P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO TVCLKINP == NC SDVO TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B DOS N<8> == NC MEM B DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 10N == NC USB 10N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO STALLN == NC SDVO STALLN MAKE_BASE=TRUE NO_TEST=TRUE			
11 TP MEM B DOS P<8> == NC MEM B DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 10P == NC USB 10P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO STALLP == NC SDVO STALLP MAKE_BASE=TRUE NO_TEST=TRUE			
NC ON UNUSED MISC ALIASES		19 TP USB 11N == NC USB 11N MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO INTN == NC SDVO INTN MAKE_BASE=TRUE NO_TEST=TRUE			
17 TP HDA SDIN1 == NC HDA SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 11P == NC USB 11P MAKE_BASE=TRUE NO_TEST=TRUE		18 TP SDVO INTP == NC SDVO INTP MAKE_BASE=TRUE NO_TEST=TRUE			
17 TP HDA SDIN2 == NC HDA SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 12N == NC USB 12N MAKE_BASE=TRUE NO_TEST=TRUE					
17 TP HDA SDIN3 == NC HDA SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 12P == NC USB 12P MAKE_BASE=TRUE NO_TEST=TRUE					
TP JTAG XDP TRST L == NC JTAG XDP TRST L MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 13N == NC USB 13N MAKE_BASE=TRUE NO_TEST=TRUE					
20 TP PCH PWM0 == NC PCH PWM0 MAKE_BASE=TRUE NO_TEST=TRUE		19 TP USB 13P == NC USB 13P MAKE_BASE=TRUE NO_TEST=TRUE					
20 TP PCH PWM1 == NC PCH PWM1 MAKE_BASE=TRUE NO_TEST=TRUE							
20 TP PCH PWM2 == NC PCH PWM2 MAKE_BASE=TRUE NO_TEST=TRUE							
20 TP PCH PWM3 == NC PCH PWM3 MAKE_BASE=TRUE NO_TEST=TRUE							
20 TP PCH SST == NC PCH SST MAKE_BASE=TRUE NO_TEST=TRUE							
9 SNS CPU THERMD N == NC SNS CPU THERMDN MAKE_BASE=TRUE NO_TEST=TRUE							
9 SNS CPU THERMD P == NC SNS CPU THERMDP MAKE_BASE=TRUE NO_TEST=TRUE							
8	7	6	5	4	3	2	1


SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE		UNUSUED SIGNAL ALIAS	
 Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 8 OF 110	
		SHEET 7 OF 92	






FOR LYNNFIELD PROCESSOR
CFG [1:0] :PCIE CONFIGURATION SELECT 11 = 1 X16 PCI EXPRESS 10 = 2 X8 PCI EXPRESS
FOR CLARKDALE PROCESSOR
CFG3 :PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG4 :NOT USED ON DESKTOP

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CPU DMI / PEG / FDI / RSVD			
 Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	9 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PM_MEM_PWRGD MUST ASSERT MIN. 100 NS AFTER =PP1V5_CPU_MEM IS STABLE
PRIMARY SOLUTION: PULL PM_MEM_PWRGD TO CPU VTT, WHICH RISES SEVERAL MS AFTER 1.5V. STUFF R1122
BACKUP SOLUTION (FOR CLEANER EDGE): PULL TO 1.5V (DIVIDED) AND DELAY PGOOD. NO-STUFF R1122, STUFF CIRCUIT BELOW
R1180-R1182 PROVIDE OPTIONS TO TRIGGER FROM RISE OF 1.5V, OR FROM PGOOD
C1180 CAN BE TUNED FOR SPECIFIC DELAY

CPU RESET LEVEL SHIFTER

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CPU CLOCK/MISC/JTAG			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=K74 MASTER

SYNC DATE=N/A

CPU POWER

Apple Inc.

051-8337

A.0.0

13 OF 110

12 OF 92

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED








CPU VCORE DECOUPLING

INTEL RECOMMENDATION 17X 22UF 0805

CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout




VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805


PLACEMENT_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT_NOTE (C1660-C1666):

Place at edge of socket.




Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402



PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



MSI - MARKET SEGMENT IDENTIFICATION PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC5D,CPUPOC4D,CPUPOC3D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC5D,CPUPOC4D,CPUPOC3U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC5D,CPUPOC4U,CPUPOC3D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC5D,CPUPOC4U,CPUPOC3U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC5U,CPUPOC4D,CPUPOC3D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC5U,CPUPOC4D,CPUPOC3U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC5U,CPUPOC4U,CPUPOC3D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC5U,CPUPOC4U,CPUPOC3U	10

BOM GROUP	BOM OPTIONS
CLARKDALE_73W	CKD,CPUPOC_IMAX_60_80,CPUMSI2U,CPUMSI1D,CPUMSI0U
LYNNFIELD_82W	LFD,CPUPOC_IMAX_60_80,CPUMSI2U,CPUMSI1D,CPUMSI0U
LYNNFIELD_95W	LFD,CPUPOC_IMAX_100_120,CPUMSI2U,CPUMSI1U,CPUMSI0D

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.

SYNC MASTER=NICK

SYNC DATE=12/08/2009

CPU NON-GFX DECOUPLING

Apple Inc.

051-8337

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

16 OF 110

15 OF 92



SYNC MASTER=NICK

SYNC DATE=12/08/2009

PAGE TITLE

PCH SATA/PCIE/CLK/LPC/SPI

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

REVISION


A.0.0

PAGE


18 OF 110


SHEET


17 OF 92

















SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
	REVISION		
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	24 OF 110
		SHEET	23 OF 92





DDR3 RESET Support

LFD CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.



	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CHIPSET SUPPORT			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 92	
IV ALL RIGHTS RESERVED			

Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:


VREFMRGN - Stuffs VREF Margining Circuitry.





Memory Reset Isolation


	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)				1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)				1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)				0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:	+3.4mA - -3.4mA (- = sourced)				+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output				8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=MATT		SYNC DATE=01/06/2010	
PAGE TITLE		DDR3 Vref Margining	
DRAWING NUMBER		051-8337	SIZE D
REVISION		A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		29 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		28 OF 92	



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
MEMORY CAPS			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8337		D
	REVISION		
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		30 OF 110	
SHEET			
29 OF 92			






3.3V S3 CURRENT	D0-D2 D3HOT	D3COLD
MAX CONT.	1100MA	190MA
MAX PEAK	2750MA	2750MA
1.5V CURRENT		
MAX CONT.	N/U	N/U
MAX PEAK	N/U	N/U

NOTE: CURRENT DATA PER JAN 12,2008 PCIE MINI CEM ECU

USB HUB-1



BOM TABLE

SYNC MASTER=K74 MASTER

SYNC DATE=N/A

USB HUB 1

Apple Inc.

DRAWING NUMBER

051-8337

SIZE

D

REVISION

A.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE

35 OF 110

SHEET

34 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
USB HUB 2			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	36 OF 110
		SHEET	35 OF 92

D



D




B




A

B



SYNCH MASTER=MASTER		SYNCH DATE=N/A	
PAGE TITLE			
Caesar II/IV Support			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	A.0.0		
BRANCH		PAGE	
		38 OF 110	
SHEET		36 OF 92	



D

C

B



A

D


C


B

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0654	1	K22/K23 PROD. RJ45	J4000	CRITICAL	METAL_IO
514-0733	1	K74/K75 RJ45, PLASTIC, PD/NI	J4000	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISED BY	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		38 OF 92	




Power Aliases:
FW_FWPHY nets are PHY power, and for multi-port systems must come from bus power.
FWRS0_FWXIO nets are OHCI/PCIE power, and can be S0.
For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

Single-port:
PC[0:2] = '000'
Multiple-ports:
PC[0:2] = '100'
Alias =FWPHY_PC0 as appropriate


DS2 hard-strapped to 1, page assumes no more than 2 FW800 connectors
Strap DSx high on unused ports.

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
FireWire LLC/PHY (XIO2213B)			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED.NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.


iMacs are now one port only and have Power Code "000"


Termination
Place close to FireWire PHY




2ND & 3RD TPA/TPB PAIR UNUSED





SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
FW: 1394B MISC			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8337	D	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		42 OF 110	
SHEET		40 OF 92	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0656	1	K22/K23 PROD. FW	J4300	CRITICAL	METAL_IO
514-0724	1	K74/K75 FW, PLASTIC, PD/NI	J4300	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER		SYNC DATE=11/17/2009	
PAGE TITLE			
FIREWIRE CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	43 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	41 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





USB PORT POWER:

EACH PORT IS HARDWARE CAPABLE OF 1.5A
SOFTWARE WILL ALLOW 500 MA PER PORT, PLUS
1200 MA 'EXTRA' POWER TO BE DISTRIBUTED TO APPROVED
DEVICES ON A FIRST-COME, FIRST-SERVED BASIS

EXAMPLE: WIRED KEYBOARD WITH 2 500 MA PORTS = 1100 MA TOTAL ON ONE PORT
500 MA STANDARD + 600 MA 'EXTRA' POWER
IPHONE 'FAST' CHARGING AT 1000 MA ON ANOTHER PORT
500 MA STANDARD + 500 MA 'EXTRA' POWER
2 STANDARD PORTS AT 500 MA EACH
TOTAL: 3100 MA (STILL 100 MA SPARE EXTRA POWER)

IN S3, SOFTWARE MAY ALLOCATE UP TO 2000 MA TOTAL FOR CHARGING DEVICES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
S14-0672	2	K22/K23 PROD. USB	J4600,J4610	CRITICAL	METAL_IO
S14-0731	2	K74/K75 USB, PLASTIC, PD/NI	J4600,J4610	CRITICAL	PLASTIC_IO

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
S14-0659	2	K22/K23 PROD. USB	J4620,J4630	CRITICAL	METAL_IO
S14-0732	2	K74/K75 USB, PLASTIC, PD/NI	J4620,J4630	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER

SYNC DATE=11/30/2009

EXTERNAL USB CONNECTORS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-8337

REVISION
A.0.0


PAGE
46 OF 110

SHEET
43 OF 92


IR RECEIVER CONNECTOR





CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR




LAZAURS SD CARD READER BOARD CONNECTOR BACKUP TO CAESAR IV



SYNC MASTER=MASTER		SYNC DATE=11/06/2009	
PAGE TITLE			
Internal USB Connections			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		44 OF 92	
IV ALL RIGHTS RESERVED			






NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

U4900
H8S2117
(1 OF 3)

OMIT


U4900
H8S2117
(2 OF 3)



OMIT




NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SMC_PB3:
SMC_IQ_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)


SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
SMC			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8337		D
REVISION		A.0.0	
BRANCH			
PAGE		49 OF 110	
SHEET		46 OF 92	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SMC Crystal Circuit




POWER BUTTON
SILK_PART=PWR BTN




MEM_EVENT




MISC. SIGNAL ALIASES




UNUSED PORT 7 ANALOG SENSORS



UNUSED PORT D ANALOG (INTERNAL PULLUPS)




UNUSED TP/NC ALIASES




TIES OFF AUDIO DETECT CIRCUIT WHEN BIDIVI IS NOT USED




=PP3V3_G3H_SMC




=PP3V3_S0_SMC



SMC PROCHOT 3.3V LEVEL SHIFTING



SMC & MXM THERMTRIP LEVEL SHIFTING



D




C




B

A




CPU 1.5V CURRENT SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES,2 MILLIOHM,1206	R5300	CPU_1V5_SENSE
101S0414	1	RES,0 OHM,1206,20 MILLIOHM MAX	R5300	PRODUCTION
132S0080	2	CAP,0.22UF,402	C5301,C5302	CPU_1V5_SENSE
116S0004	2	RES,0 OHM,402	C5301,C5302	PRODUCTION

CPU 1.5V VOLTAGE SENSE


CPU Voltage Sense / Filter




CPU CURRENT SENSE AMP & FILTER



CPU VTT CURRENT SENSE



MXM PWSRC CURRENT & VOLTAGE SENSE



SYNC MASTER=K74 MASTER

SYNC DATE=N/A

CPU/GPU POWER SENSE

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

REVISION


A.0.0

PAGE

53 OF 110

SHEET

50 OF 92



D

C

B

A


D

C


B

A



REMOTE HEATSINK SENSORS




REMOTE SKIN & ODD THERMAL SENSORS





PLACE HSK SENSOR CONN. TOP SIDE NEAR MXM OR CPU





AMBIENT SENSE CONNECTOR COMBINED WITH CPU FAN





SYNC MASTER=NICK		SYNC DATE=11/06/2009	
PAGE TITLE			
REMOTE TEMP/POWER SENSORS			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		55 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		52 OF 92	





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
HD AND OD FAN			
 Apple Inc.	DRAWING NUMBER	051-8337	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 92	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CPU FAN & AMBIENT SENSE			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-8337	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	61 OF 110
		SHEET	
		55 OF 92	




APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC





DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

HP OUT ZOBEL NETWORK




PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=BREECE		SYNC DATE=02/02/2010		A
PAGE TITLE				
AUDIO: FILTER/BUFFER				
 Apple Inc.	DRAWING NUMBER	051-8337	SIZE	
	REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 63 OF 110 SHEET 57 OF 92		


RIGHT CH. SPEAKER AMP
APPLE P/N 353S2768



U6400 IS CLOCK MASTER
R6402=HIGH=MASTER
SPEAKER AMP GAIN = 9DB
SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB
FC_HPF = 2.5HZ TO 3.8HZ

PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: SPEAKER AMP_1		DRAWING NUMBER	
Apple Inc.		051-8337	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		58 OF 92	


LEFT CH. SPEAKER AMP
APPLE P/N 353S2768



U6500 IS SLAVE
R6503 = LOW = SLAVE


SPEAKER AMP GAIN = 9DB
SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB
FC_HPF = 2.5HZ TO 3.8HZ

PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	65 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	59 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE		Audio: MLB to I/O Conn.	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Internal Microphone Impedance Matching



AUDIO STAR GND AND STUFFING OPTIONS



IPHS HS Detect Debounce CKT




Digital Out

Headphone Out

LI Insert Detect

DP Audio Enable




SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE		AUDIO: Detects/Grounding	
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/ INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0D (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5


MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256




FLP = 8.82 KHZ
FHP = 80 HZ

SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE			
AUDIO: Mikey			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8337		D
	REVISION		
	A.0.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		68 OF 110	
		SHEET	
		62 OF 92	



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SLP_S3 ENABLES

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
POWER SEQUENCING ENABLES			
 Apple Inc.		DRAWING NUMBER	051-8337
		SHEET	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	69 OF 110
		SHEET	63 OF 92

D

C

B

A





D

C

B


A


PGOOD COMPARATORS FOR PP1V8_S0 AND PP12V_S0





ALL_SYS_PWRGD CIRCUIT

ASK INTEL: NEED 100K PULL-DOWN?

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
POWER SEQUENCING PGOOD			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	70 OF 110
		SHEET	64 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
VREG: CPU CORE - PHASES 1-3			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8337		D
	REVISION		
	A.0.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	72 OF 110
		SHEET	66 OF 92




SYNC MASTER=K74 MASTER

SYNC DATE=N/A

PAGE TITLE

VREG: CPU CORE - CAPS

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

REVISION

A.0.0

BRANCH


PAGE

73 OF 110

SHEET


67 OF 92

CPU VTT REG 1.1V O/P= PPVTT_S0_CPU_REG




1.1V DEFAULT, OTHER VALUES TBD

VID<2:0>	Voltage
000	+1.100V

SYNC MASTER=NICK		SYNC DATE=12/08/2009	
PAGE TITLE			
CPU VTT REGULATOR			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		PAGE	74 OF 110
		SHEET	68 OF 92

IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05_S0_REG

```
PP1V05_S0_REG
VOUT    = 1.05V
PEAK    = 7.5A
AVG     = 3A
```



$$V_{out} = 0.75 * \left(\frac{1 + R_{7615}/R_{7616}}{1 + 8.45/21} \right) = 1.05$$


3V3 S5 REGULATOR

5V S3 REGULATOR

Power Rating ?

5V OUTPUT

3V3 OUTPUT





PAGE TITLE		SYNC DATE=12/08/2009	
5V_S3 / 3V3_S5 VREGS		051-8337	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		77 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		70 OF 92	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D

B

A

D





Page Notes

Power aliases required by this page:


- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
(NONE)


BOM options provided by this page:

- MXM


75 74 64 5 =PP3V3_S0_MXM




MXM
J8400
B35P101-0121
F-RT-SM
(2 OF 4)
APPLE P/N: 516S0699



5 =PP5V_S0_MXM



MXM
J8400
B35P101-0121
F-RT-SM
(4 OF 4)







MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT

=PP3V3_S0_MXM 5 64 74 75



SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
MXM PCIe, DP & Power			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		84 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		74 OF 92	
IV ALL RIGHTS RESERVED			

Power aliases required by this page:

- =PP3V3_S0_MXM

Signal aliases required by this page:



- =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
- =SMB_MXM_THRM_CLK

BOM options provided by this page:


Signal aliases required by this page:

- =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
- =SMB_MXM_THRM_CLK

BOM options provided by this page:





FLOAT = LOW SWING
 GND = HIGH SWING



91 75 64 PM MXM PGOOD 2 10K 1 MF-LF 5% 1/16
R8503
402

PLACE CLOSE TO J8400



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
MXM I/O			
	Apple Inc.		DRAWING NUMBER 051-8337
			SIZE D
REVISION A.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/ ALL RIGHTS RESERVED			
		PAGE 85 OF 110	
		SHEET 75 OF 92	


8	7	6	5	4	3	2	1
MXM TX CAPS				MXM RX CAPS			
D	84 8	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	84 84	
	84 8	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	84 84	
	84 8	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	84 84	
	84 8	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	84 84	
	84 8	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	84 84	
	84 8	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	84 84	
	84 8	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	84 84	
	84 8	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	84 84	
	84 8	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	84 84	
	84 8	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	84 84	
C	84 8	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	84 84	
	84 8	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	84 84	
	84 8	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	84 84	
	84 8	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	84 84	
	84 8	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	84 84	
	84 8	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	84 84	
	84 8	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	84 84	
	84 8	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	84 84	
	84 8	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	84 84	
	84 8	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	84 84	
B	84 8	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	84 84	
	84 8	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	84 84	
	84 8	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	84 84	
	84 8	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	84 84	
	84 8	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	84 84	
	84 8	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	84 84	
	84 8	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	84 84	
	84 8	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	84 84	
	84 8	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	84 84	
	84 8	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	84 84	
A	84 8	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	84 84	
	84 8	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	84 84	
	84 74	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	84 84	
	84 74	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	84 84	
	84 74	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	84 84	
	84 74	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	84 84	
	84 74	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	84 84	
	84 74	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	84 84	
	84 74	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	84 84	
	84 74	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	84 84	
B	84 74	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	84 84	
	84 74	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	84 84	
	84 74	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	84 84	
	84 74	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	84 84	
	84 74	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	84 84	
	84 74	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	84 84	
	84 74	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	84 84	
	84 74	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	84 84	
	84 74	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	84 84	
	84 74	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	84 84	
C	84 74	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	84 84	
	84 74	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	84 84	
	84 74	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	84 84	
	84 74	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	84 84	
	84 74	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	84 84	
	84 74	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	84 84	
	84 74	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	84 84	
	84 74	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	84 84	
	84 74	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	84 84	
	84 74	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	84 84	
D	84 74	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	84 84	
	84 74	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	84 84	
	84 74	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	84 84	
	84 74	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	84 84	

SYNC MASTER=K23F

SYNC DATE=11/30/2009

PAGE TITLE

MXM PCIE CAPS



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8337

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

86 OF 110

SHEET

76 OF 92

Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Unused MXM Interfaces

87 75	MXM LVDS A CLK N	==	NC MXM LVDS A CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A CLK P	==	NC MXM LVDS A CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<0>	==	NC MXM LVDS A DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<0>	==	NC MXM LVDS A DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<1>	==	NC MXM LVDS A DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<1>	==	NC MXM LVDS A DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<2>	==	NC MXM LVDS A DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<2>	==	NC MXM LVDS A DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<3>	==	NC MXM LVDS A DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<3>	==	NC MXM LVDS A DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK N	==	NC MXM LVDS B CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK P	==	NC MXM LVDS B CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<0>	==	NC MXM LVDS B DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<0>	==	NC MXM LVDS B DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<1>	==	NC MXM LVDS B DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<1>	==	NC MXM LVDS B DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<2>	==	NC MXM LVDS B DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<2>	==	NC MXM LVDS B DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<3>	==	NC MXM LVDS B DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<3>	==	NC MXM LVDS B DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces


87 74	MXM DP B ML P<0..3>	==	NC MXM DP B ML P<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B ML N<0..3>	==	NC MXM DP B ML N<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX P	==	NC MXM DP B AUX P	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX N	==	NC MXM DP B AUX N	MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP B HPD	==	NC MXM DP B HPD	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D ML P<0..3>	==	NC MXM DP D ML P<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D ML N<0..3>	==	NC MXM DP D ML N<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX P	==	NC MXM DP D AUX P	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX N	==	NC MXM DP D AUX N	MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP D HPD	==	NC MXM DP D HPD	MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED MXM CONTROL SIGNALS

75	MXM PNL BL EN	==	NC MXM PNL BL EN	MAKE_BASE=TRUE NO_TEST=TRUE
75	MXM PNL PWR EN	==	NC MXM PNL PWR EN	MAKE_BASE=TRUE NO_TEST=TRUE

DISPLAY AUDIO MUX NOT USED - SEND SPDIF TO CODEC

60	AUD SPDIF IN	==	AUD SPDIF IN CODEC	56
	MAKE_BASE=TRUE			
78	DP INT SPDIF AUDIO	==	TP DP INT SPDIF AUDIO	
	MAKE_BASE=TRUE			

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Display: Aliases			
 Apple Inc.		DRAWING NUMBER	051-8337
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	87 OF 110
		SHEET	77 OF 92

Page Notes

Power aliases required by this page:


- =PP12V_S0_LCD
- =PP3V3_S0_DP

Signal aliases required by this page:

- =SMB_DP_TCON_SCL, =SMB_DP_TCON_SDA


BOM options provided by this page:


INTERNAL DP INTERFACE




BACKLIGHT CONTROL SUPPORT


guarantee backlight is
only on when Panel has valid video





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Display: Int DP Connector			
		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	90 OF 110
		SHEET	78 OF 92

EQ & Re-Driver for DP source





SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
PAGE TITLE			
DISPLAYPORT CONNECTIONS			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	80 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
S14-0686	1	K22/K23 PROD. MDP	J9400	CRITICAL	METAL_IO
S14-0727	1	K74/K75 MDP, PLASTIC, PD/NI	J9400	CRITICAL	PLASTIC_IO

SYNC MASTER=K74 MASTER

SYNC DATE=N/A

Display: Ext DP Connector

 Apple Inc.

DRAWING NUMBER
051-8337

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE
94 OF 110

SHEET
81 OF 92

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

NET_MASTER=K74_MASTER

SYNC_DATE=N/A

K74/K75 RULE DEFINITIONS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8337

REVISION
A.0.0

PAGE
100 OF 110

SHEET
82 OF 92

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_35S	*	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING RULE SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
------------------	-------	----------------------	--------

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DQ_ODD2DQ_ODD	*	=3:1_SPACING	?
MEM_DQ_ODD2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_EVEN	*	=3:1_SPACING	?
MEM_DQ_EVEN2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_ODD	*	=5:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	=3:1_SPACING	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_CLK	MEM_DQ_ODD	*	MEM_CLK2MEM	MEM_DQS	MEM_DQ_ODD	*	MEM_DQS2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_CLK	MEM_DQ_EVEN	*	MEM_CLK2MEM	MEM_DQS	MEM_DQ_EVEN	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_ODD	MEM_CLK	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_CLK	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_CTRL	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_CTRL	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_CMD	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_CMD	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_DQ_ODD	*	MEM_DQ_ODD2DQ_ODD	MEM_DQ_EVEN	MEM_DQ_EVEN	*	MEM_DQ_EVEN2DQ_EVEN
MEM_DQ_ODD	MEM_DQS	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_DQS	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_DQ_EVEN	*	MEM_DQ_EVEN2DQ_ODD	MEM_DQ_EVEN	MEM_DQ_ODD	*	MEM_DQ_EVEN2DQ_ODD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQ_ODD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQ_EVEN	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DQ_ODD	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER
MEM_DQ_EVEN	*	*	MEM_2OTHER

Need to support MEM_*-style wildcards!

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_RCOMP_PHY	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_RCOMP	*	0.2 MM	?




















Memory Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM 700	MEM CLK	MEM A CLK P<3..0>	11 32
MEM 700	MEM CLK	MEM A CLK N<3..0>	11 32
MEM 398	MEM CTREI	MEM A CKE<3..0>	11 30
MEM 398	MEM CTREI	MEM A CS L<3..0>	11 30
MEM 398	MEM CTREI	MEM A ODT<3..0>	11 30
MEM 358	MEM CMI	MEM A A<15..0>	11 30
MEM 358	MEM CMI	MEM A BA<2..0>	11 30
MEM 358	MEM CMI	MEM A RAS L	11 30
MEM 358	MEM CMI	MEM A CAS L	11 30
MEM 358	MEM CMI	MEM A WE L	11 31
MEM 458	MEM DQ EVEN	MEM A DQ<7..0>	11 32
MEM 458	MEM DQ EVEN	MEM A DM<0>	11 32
MEM 458	MEM DQ ODD	MEM A DQ<15..8>	11 32
MEM 458	MEM DQ ODD	MEM A DM<1>	11 32
MEM 458	MEM DQ EVEN	MEM A DQ<23..16>	11 32
MEM 458	MEM DQ EVEN	MEM A DM<2>	11 32
MEM 458	MEM DQ ODD	MEM A DQ<31..24>	11 32
MEM 458	MEM DQ ODD	MEM A DM<3>	11 32
MEM 458	MEM DQ EVEN	MEM A DQ<39..32>	11 32
MEM 458	MEM DQ EVEN	MEM A DM<4>	11 32
MEM 458	MEM DQ ODD	MEM A DQ<47..40>	11 32
MEM 458	MEM DQ ODD	MEM A DM<5>	11 32
MEM 458	MEM DQ EVEN	MEM A DQ<55..48>	11 32
MEM 458	MEM DQ EVEN	MEM A DM<6>	11 32
MEM 458	MEM DQ ODD	MEM A DQ<63..56>	11 32
MEM 458	MEM DQ ODD	MEM A DM<7>	11 32
MEM 700	MEM DQS	MEM A DQS P<0>	11 32
MEM 700	MEM DQS	MEM A DQS N<0>	11 32
MEM 700	MEM DQS	MEM A DQS P<1>	11 32
MEM 700	MEM DQS	MEM A DQS N<1>	11 32
MEM 700	MEM DQS	MEM A DQS P<2>	11 32
MEM 700	MEM DQS	MEM A DQS N<2>	11 32
MEM 700	MEM DQS	MEM A DQS P<3>	11 32
MEM 700	MEM DQS	MEM A DQS N<3>	11 32
MEM 700	MEM DQS	MEM A DQS P<4>	11 32
MEM 700	MEM DQS	MEM A DQS N<4>	11 32
MEM 700	MEM DQS	MEM A DQS P<5>	11 32
MEM 700	MEM DQS	MEM A DQS N<5>	11 32
MEM 700	MEM DQS	MEM A DQS P<6>	11 32
MEM 700	MEM DQS	MEM A DQS N<6>	11 32
MEM 700	MEM DQS	MEM A DQS P<7>	11 32
MEM 700	MEM DQS	MEM A DQS N<7>	11 32
MEM 700	MEM CLK	MEM B CLK P<3..0>	11 32
MEM 700	MEM CLK	MEM B CLK N<3..0>	11 32
MEM 398	MEM CTREI	MEM B CKE<3..0>	11 31
MEM 398	MEM CTREI	MEM B CS L<3..0>	11 31
MEM 398	MEM CTREI	MEM B ODT<3..0>	11 31
MEM 358	MEM CMI	MEM B A<15..0>	11 31
MEM 358	MEM CMI	MEM B BA<2..0>	11 31
MEM 358	MEM CMI	MEM B RAS L	11 31
MEM 358	MEM CMI	MEM B CAS L	11 31
MEM 358	MEM CMI	MEM B WE L	11 31
MEM 458	MEM DQ EVEN	MEM B DQ<7..0>	11 32
MEM 458	MEM DQ EVEN	MEM B DM<0>	11 32
MEM 458	MEM DQ ODD	MEM B DQ<15..8>	11 32
MEM 458	MEM DQ ODD	MEM B DM<1>	11 32
MEM 458	MEM DQ EVEN	MEM B DQ<23..16>	11 32
MEM 458	MEM DQ EVEN	MEM B DM<2>	11 32
MEM 458	MEM DQ ODD	MEM B DQ<31..24>	11 32
MEM 458	MEM DQ ODD	MEM B DM<3>	11 32
MEM 458	MEM DQ EVEN	MEM B DQ<39..32>	11 32
MEM 458	MEM DQ EVEN	MEM B DM<4>	11 32
MEM 458	MEM DQ ODD	MEM B DQ<47..40>	11 32
MEM 458	MEM DQ ODD	MEM B DM<5>	11 32
MEM 458	MEM DQ EVEN	MEM B DQ<55..48>	11 32
MEM 458	MEM DQ EVEN	MEM B DM<6>	11 32
MEM 458	MEM DQ ODD	MEM B DQ<63..56>	11 32
MEM 458	MEM DQ ODD	MEM B DM<7>	11 32

MEMORY POWER PROPERTIES

		NET_TYPE		
VOLTAGE	PHYSICAL	SPACING		
	MEM_POWER_ENV	MEM_POWER	CPU DIMM VREF A	11 28
	MEM_POWER_ENV	MEM_POWER	CPU DIMM VREF B	11 28

Memory Net Properties

		NET_TYPE		
ELECTICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
		MEM_70n	MEM_DQS	MEM_B DQS P<0>
		MEM_70n	MEM_DQS	MEM_B DQS N<0>
		MEM_70n	MEM_DQS	MEM_B DQS P<1>
		MEM_70n	MEM_DQS	MEM_B DQS N<1>
		MEM_70n	MEM_DQS	MEM_B DQS P<2>
		MEM_70n	MEM_DQS	MEM_B DQS N<2>
		MEM_70n	MEM_DQS	MEM_B DQS P<3>
		MEM_70n	MEM_DQS	MEM_B DQS N<3>
		MEM_70n	MEM_DQS	MEM_B DQS P<4>
		MEM_70n	MEM_DQS	MEM_B DQS N<4>
		MEM_70n	MEM_DQS	MEM_B DQS P<5>
		MEM_70n	MEM_DQS	MEM_B DQS N<5>
		MEM_70n	MEM_DQS	MEM_B DQS P<6>
		MEM_70n	MEM_DQS	MEM_B DQS N<6>
		MEM_70n	MEM_DQS	MEM_B DQS P<7>
		MEM_70n	MEM_DQS	MEM_B DQS N<7>
		MEM_SCOMP_RSV	MEM_SCOMP	CPU_SM RCOMP0
		MEM_SCOMP_RSV	MEM_SCOMP	CPU_SM RCOMP1
		MEM_SCOMP_RSV	MEM_SCOMP	CPU_SM RCOMP2

SYMC MASTER-K74 MASTER		SYMC DATE=N/A	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		101 OF 110	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		83 OF 92	

87654321

NET_TYPE

PCIE GRAPHICS

PCIE_85D

PCIE

PEG R2D C P<15..0>

8 76

PCIE_85D

PCIE

PEG R2D C N<15..0>

8 76

PCIE_85D

PCIE

PEG D2R P<15..0>

8 76

PCIE_85D

PCIE

PEG D2R N<15..0>

8 76

PCIE_85D

PCIE

MMX PCIE R2D P<15..0>

74 76

PCIE_85D

PCIE

MMX PCIE R2D N<15..0>

74 76

PCIE_85D

PCIE

MMX PCIE D2R P<15..0>

74 76

PCIE_85D

PCIE

MMX PCIE D2R N<15..0>

74 76

PCIE I/O

PCIE_85D

PCIE

PCIE_MINI_R2D_P

33

PCIE_85D

PCIE

PCIE_MINI_R2D_N

33

PCIE_85D

PCIE

PCIE_MINI_R2D_C_P

17 33

PCIE_85D

PCIE

PCIE_MINI_R2D_C_N

17 33

PCIE_85D

PCIE

PCIE_MINI_D2R_P

17 33

PCIE_85D

PCIE

PCIE_MINI_D2R_N

17 33

PCIE FW R2D P

PCIE_85D

PCIE

PCIE FW R2D P

39

PCIE FW R2D N

PCIE_85D

PCIE

PCIE FW R2D N

39

PCIE FW R2D C P

PCIE_85D

PCIE

PCIE FW R2D C P

17 39

PCIE FW R2D C N

PCIE_85D

PCIE

PCIE FW R2D C N

17 39

PCIE FW D2R P

PCIE_85D

PCIE

PCIE FW D2R P

17 39

PCIE FW D2R N

PCIE_85D

PCIE

PCIE FW D2R N

17 39

PCIE FW D2R C P

PCIE_85D

PCIE

PCIE FW D2R C P

39

PCIE FW D2R C N

PCIE_85D

PCIE

PCIE FW D2R C N

39

DMI

PCIE_85D

PCIE

DMI_S2N_P<3..0>

9 18

PCIE_85D

PCIE

DMI_S2N_N<3..0>

9 18

PCIE_85D

PCIE

DMI_N2S_P<3..0>

9 18

PCIE_85D

PCIE

DMI_N2S_N<3..0>

9 18

FDI

PCIE REF CLOCKS

CLK_PCIE_100D

CLK_PCIE

GPU_CLK100M_PCIE_P

8

CLK_PCIE_100D

CLK_PCIE

GPU_CLK100M_PCIE_N

8

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_MINI_P

17 33

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_MINI_N

17 33

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_FW_P

17 39

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_FW_N

17 39

ENET_100D

ENET_M11

PCIE_CLK100M_ENET_P

17 37

ENET_100D

ENET_M11

PCIE_CLK100M_ENET_N

17 37

SATA

SATA_85D

SATA

SATA_HDD_R2D_C_P

17 42

SATA_85D

SATA

SATA_HDD_R2D_C_N

17 42

SATA_85D

SATA

SATA_HDD_R2D_P

42

SATA_85D

SATA

SATA_HDD_R2D_N

42

SATA_85D

SATA

SATA_HDD_D2R_P

17 42

SATA_85D

SATA

SATA_HDD_D2R_N

17 42

SATA_85D

SATA

SATA_HDD_D2R_C_P

42

SATA_85D

SATA

SATA_HDD_D2R_C_N

42

SATA_85D

SATA

SATA_ODD_R2D_C_P

17 42

SATA_85D

SATA

SATA_ODD_R2D_C_N

17 42

SATA_85D

SATA

SATA_ODD_R2D_P

42

SATA_85D

SATA

SATA_ODD_R2D_N

42

SATA_85D

SATA

SATA_ODD_D2R_P

17 42

SATA_85D

SATA

SATA_ODD_D2R_N

17 42

SATA_85D

SATA

SATA_ODD_D2R_C_P

42

SATA_85D

SATA

SATA_ODD_D2R_C_N

42

CLOCKS

CLK_PCIE_100D

CLK_PCIE

FSB_CLK133M_CPU_P

10 20

CLK_PCIE_100D

CLK_PCIE

FSB_CLK133M_CPU_N

10 20

CLK_PCIE_100D

CLK_PCIE

GFX_CLK120M_DPLLSS_P

10 17

CLK_PCIE_100D

CLK_PCIE

GFX_CLK120M_DPLLSS_N

10 17

CLK_PCIE_100D

CLK_PCIE

FSB_CLK133M_ITP_P

10 24

CLK_PCIE_100D

CLK_PCIE

FSB_CLK133M_ITP_N

10 24

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_CPU_P

10 17

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_CPU_N

10 17

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_PCH_P

17 25

CLK_PCIE_100D

CLK_PCIE

PCIE_CLK100M_PCH_N

17 25

CLK_PCIE_100D

CLK_PCIE

FSB_CLK133M_PCH_P

17 25

CLK_PCIE_100D

CLK_PCIE

FSB_CLK133M_PCH_N

17 25

CLK_PCIE_100D

CLK_PCIE

PCH_CLK96M_DOT_P

17 25

CLK_PCIE_100D

CLK_PCIE

PCH_CLK96M_DOT_N

17 25

CLK_PCIE_100D

CLK_PCIE

PCH_CLK100M_SATA_P

17 25

CLK_PCIE_100D

CLK_PCIE

PCH_CLK100M_SATA_N

17 25

87654321

SYNC_MASTER=K74_MASTER

SYNC_DATE=N/A

PCIE/DMI/FDI/SATA CONSTRAINTS

Apple Inc.

051-8337

D

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

102 OF 110

84 OF 92



PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2K_DIELECTRIC	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2K_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2K_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCI_55S	PCI	PCI REQ0 L
	PCI_55S	PCI	PCI REQ1 L
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN
	LPC_55S	LPC	LPC AD<3..0>
	LPC_55S	LPC	LPC FRAME L
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R
	CLK_LPC_55S	PM	PM CLK32K SUSCLK
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R
	USB_90D	USB	USB EXTA P
	USB_90D	USB	USB EXTA N
	USB_90D	USB	USB PORT0 P
	USB_90D	USB	USB PORT0 N
	USB_90D	USB	USB EXTB P
	USB_90D	USB	USB EXTB N
	USB_90D	USB	USB PORT1 P
	USB_90D	USB	USB PORT1 N
	USB_90D	USB	USB EXTC P
	USB_90D	USB	USB EXTC N
	USB_90D	USB	USB PORT2 P
	USB_90D	USB	USB PORT2 N
	USB_90D	USB	USB EXTD P
	USB_90D	USB	USB EXTD N
	USB_90D	USB	USB D MUXED P
	USB_90D	USB	USB D MUXED N
	USB_90D	USB	USB PORT3 P
	USB_90D	USB	USB PORT3 N
	USB_90D	USB	USB CAMERA P
	USB_90D	USB	USB CAMERA N
	USB_90D	USB	USB CAMERA L P
	USB_90D	USB	USB CAMERA L N
	USB_90D	USB	USB BT P
	USB_90D	USB	USB BT N
	USB_90D	USB	USB BT L P
	USB_90D	USB	USB BT L N
	USB_90D	USB	USB IR P
	USB_90D	USB	USB IR N
	USB_90D	USB	USB IR L P
	USB_90D	USB	USB IR L N
	USB_90D	USB	USB SDCARD P
	USB_90D	USB	USB SDCARD N
	USB_90D	USB	USB SDCARD L P
	USB_90D	USB	USB SDCARD L N

	CLK_XTAL	XTAL	PCH CLK32K RTCX1
	CLK_XTAL	XTAL	PCH CLK32K RTCX2
	CLK_XTAL	XTAL	CK505 XTAL IN
	CLK_XTAL	XTAL	CK505 XTAL OUT
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK
	USB_90D	USB	USB HUB1 UP P
	USB_90D	USB	USB HUB1 UP N
	USB_90D	USB	USB HUB2 UP P
	USB_90D	USB	USB HUB2 UP N

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	SPI_55S	SPI	SPI CLK R
	SPI_55S	SPI	SPI CLK
	SPI_55S	SPI	SPI MOSI R
	SPI_55S	SPI	SPI MOSI
	SPI_55S	SPI	SPI MISO
	SPI_55S	SPI	SPI MISO R
	SPI_55S	SPI	SPI CS0 R L
	SPI_55S	SPI	SPI CS0 L
	SPI_55S	SPI	SPI MIB CS L
	SPI_55S	SPI	SPI ALT CS L
	SPI_55S	SPI	SPI ALT CS L
	SPI_55S	SPI	SPI ALT MOSI
	SPI_55S	SPI	SPI ALT MISO
	SPI_55S	SPI	SPI ALT CLK
	HDA_55S	HDA	HDA BIT CLK
	HDA_55S	HDA	HDA BIT CLK R
	HDA_55S	HDA	HDA RST L
	HDA_55S	HDA	HDA RST R L
	HDA_55S	HDA	HDA SDOUT
	HDA_55S	HDA	HDA SDOUT R
	HDA_55S	HDA	HDA SYNC
	HDA_55S	HDA	HDA SYNC R
	HDA_55S	HDA	HDA SDINO
	HDA_55S	HDA	AUD SDI R
	HDA_55S	HDA	AUD SPDIF IN
	HDA_55S	HDA	AUD SPDIF OUT
	HDA_55S	HDA	AUD SPDIF CHIP
	HDA_55S	HDA	AUD SPKR OUTLO1L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1L POUT
	HDA_55S	HDA	AUD SPKR OUTLO1R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1R POUT
	HDA_55S	HDA	AUD SPKR OUTLO2L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2L POUT
	HDA_55S	HDA	AUD SPKR OUTLO2R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2R POUT
	CLK_XTAL	XTAL	PCH CLK25M XTALOUT
	CLK_XTAL	XTAL	PCH CLK25M XTALIN
	PCH_55S	COMP_PCH	PCH USB RBIAS
	PCH_55S	COMP_PCH	PCH SATA1COMP
	PCH_55S	COMP_PCH	PCH XCLK_BCOMP
	PCH_55S	COMP_PCH	PCH DMI COMP
	CLK_XTAL	XTAL	USB HUB1 XTAL1
	CLK_XTAL	XTAL	USB HUB1 XTAL2
	PCH_55S	COMP_PCH	USB HUB1 RBIAS
	CLK_XTAL	XTAL	USB HUB2 XTAL1
	CLK_XTAL	XTAL	USB HUB2 XTAL2
	PCH_55S	COMP_PCH	USB HUB2 RBIAS

SYNC MASTER=K74 MASTER

SYNC DATE=N/A

IBEX PEAK CONSTRAINTS

Apple Inc.

DRAWING NUMBER 051-8337

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 103 OF 110

SHEET 85 OF 92

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	SMR5_5.0	SMR5	SMBUS SMC A S3_SCL
	SMR5_5.0	SMR5	SMBUS SMC A S3_SDA
	SMR5_5.0	SMR5	SMBUS SMC B S0_SCL
	SMR5_5.0	SMR5	SMBUS SMC B S0_SDA
	SMR5_5.0	SMR5	SMBUS SMC 0 S0_SCL
	SMR5_5.0	SMR5	SMBUS SMC 0 S0_SDA
	SMR5_5.0	SMR5	SMBUS SMC BSA_SCL
	SMR5_5.0	SMR5	SMBUS SMC BSA_SDA
	SMR5_5.0	SMR5	SMBUS SMC MGMT_SCL
	SMR5_5.0	SMR5	SMBUS SMC MGMT_SDA
	SMR5_5.0	SMR5	SMBUS SMC MGMT_SCL
	SMR5_5.0	SMR5	SMBUS SMC MGMT_SDA
	SMR5_5.0	SMR5	SMBUS PCH_CLK
	SMR5_5.0	SMR5	SMBUS PCH_DATA
	SMR5_5.0	SMR5	SML_PCH 0_CLK
	SMR5_5.0	SMR5	SML_PCH 0_DATA
	SMR5_5.0	SMR5	SML_PCH 1_CLK
	SMR5_5.0	SMR5	SML_PCH 1_DATA
	CLK_XTAL	XTAL	SMC_EXTAL
	CLK_XTAL	XTAL	SMC_XTAL

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
	THERM DIFF	THERMAL	SNS T1 DP1	52
	THERM DIFF	THERMAL	SNS T1 DN1	52
	THERM DIFF	THERMAL	SNS T1 DP2 DN3	44 52
	THERM DIFF	THERMAL	SNS T1 DN2 DP3	44 52
	THERM DIFF	THERMAL	SNS T2 DP1	52
	THERM DIFF	THERMAL	SNS T2 DN1	52
	THERM DIFF	THERMAL	SNS T2 DP2	52
	THERM DIFF	THERMAL	SNS T2 DN2	52
	THERM DIFF	THERMAL	SNS T2 DP3	52
	THERM DIFF	THERMAL	SNS T2 DN3	52
	THERM DIFF	THERMAL	SNS ODD P	52 92
	THERM DIFF	THERMAL	SNS ODD N	52 92
	THERM DIFF	THERMAL	SNS CPU H P	52
	THERM DIFF	THERMAL	SNS CPU H N	52
	THERM DIFF	THERMAL	SNS SKIN P	52 92
	THERM DIFF	THERMAL	SNS SKIN N	52 92
	THERM DIFF	THERMAL	SNS AMB P	52 54
	THERM DIFF	THERMAL	SNS AMB N	52 54
	THERM DIFF	THERMAL	SNS MXM P	52
	THERM DIFF	THERMAL	SNS MXM N	52
		THERMAL	HDD OOB TEMP FILT	51 92
		THERMAL	HDD OOB TEMP	51
		THERMAL	HDD OOB TEMP R	51
		THERMAL	SMC HDD OOB TEMP	46 51

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SENSE MXM P	50
	THERM_DIFF	THERMAL	SENSE MXM N	50
	THERM_DIFF	THERMAL	SENSE VTT R P	
	THERM_DIFF	THERMAL	SENSE VTT R N	
	THERM_DIFF	THERMAL	SENSE CPU 1V5 P	50
	THERM_DIFF	THERMAL	SENSE CPU 1V5 N	50
	THERM_DIFF	THERMAL	SENSE CPU VTT P	
	THERM_DIFF	THERMAL	SENSE CPU VTT N	
		THERMAL	GND_SMC_AVSS	46 47 50
		THERMAL	SMC_CPU_1V5_ISENSE	46 50
		THERMAL	SMC_CPU_1V5_ISENSE_R	50
		THERMAL	SMC_CPU_1V5_VSENSE	46 50
		THERMAL	SMC_CPU_VSENSE	46 50
	VID_HVY	VR_CTH	VR_CPU_IOUT	12 65
	THERM_DIFF	THERMAL	VR_ISNS_CPU_P	50
	THERM_DIFF	THERMAL	VR_ISNS_CPU_N	50
		THERMAL	SNS_PS_CPU_ISNS	50
		THERMAL	SMC_CPU_ISENSE	46 50

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SWITCHNODE	SWITCHNODE	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	BGA_P1MM	BGA_P2MM
SWITCHNODE	GND	BGA_P1MM	BGA_P2MM
SWITCHNODE	*	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	*	6:1_SPACING
SWITCHNODE	GND	*	6:1_SPACING
SWITCHNODE	*	*	SWITCHNODE

POWER NET PROPERTIES

SET_TYPE			
PHYSICAL	SPACING	VOLTAGE	
VR00	SWITCHNODE	1.5V	VR CPU PHASE1
VR01	SWITCHNODE	1.5V	VR CPU PHASE2
VR02	SWITCHNODE	1.5V	VR CPU PHASE3
P3V3S5	SWITCHNODE	3.3V	P3V3S5 REG PHASE
P5VS3	SWITCHNODE	5V	P5VS3 REG PHASE
VTT	SWITCHNODE	1.1V	VTT REG PHASE
P3V4ZG3H_SW	SWITCHNODE	3.4V	P3V4ZG3H_SW
PCHCORE	SWITCHNODE	1.05V	PCHCORE REG PHASE
DDR	SWITCHNODE	1.5V	DDR REG PHASE
PLV8	SWITCHNODE	1.8V	PLV8 REG PHASE
PP0V75_S3_MEM_VREFCA_A	POWER	1.5V	PP0V75_S3_MEM_VREFCA_A
PP0V75_S3_MEM_VREFCA_B	POWER	1.5V	PP0V75_S3_MEM_VREFCA_B
PP0V75_S3_MEM_VREFDQ_A	POWER	1.5V	PP0V75_S3_MEM_VREFDQ_A
PP0V75_S3_MEM_VREFDQ_B	POWER	1.5V	PP0V75_S3_MEM_VREFDQ_B
PP12V_AUD_SPKRAMP_PLANE	POWER	12V	PP12V_AUD_SPKRAMP_PLANE
PP12V_S0	POWER	12V	PP12V_S0
PP12V_S0_CPU_FLTRD	POWER	12V	PP12V_S0_CPU_FLTRD
PP12V_S0_FAN0_L	POWER	12V	PP12V_S0_FAN0_L
PP12V_S0_FAN1_L	POWER	12V	PP12V_S0_FAN1_L
PP12V_S0_FAN2_L	POWER	12V	PP12V_S0_FAN2_L
PP12V_G3H	POWER	12V	PP12V_G3H
PP12V_S5	POWER	12V	PP12V_S5
FW_PORT0_VP	POWER	12V	FW_PORT0_VP
FW_PORT0_VP_F	POWER	12V	FW_PORT0_VP_F
PPVP_FW_PHY_CPS	POWER	12V	PPVP_FW_PHY_CPS
PPVCORE_S0_CPU	POWER	1.1V	PPVCORE_S0_CPU
PPVCORE_S0_CPU_REG1	POWER	1.1V	PPVCORE_S0_CPU_REG1
PPVCORE_S0_CPU_REG2	POWER	1.1V	PPVCORE_S0_CPU_REG2
PPVCORE_S0_CPU_REG3	POWER	1.1V	PPVCORE_S0_CPU_REG3
PP1V05_S0	POWER	1.05V	PP1V05_S0
PP1V05_S0_CK505_F	POWER	1.05V	PP1V05_S0_CK505_F
PP1V05_S0_PCH_VCCADPLL_A	POWER	1.05V	PP1V05_S0_PCH_VCCADPLL_A
PP1V05_S0_PCH_VCCADPLLB	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLB
PP1V05_S0_PCH_VCCADPLLB_F	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLB_F
PP1V05_S0_PCH_VCCAPLL_EXP	POWER	1.05V	PP1V05_S0_PCH_VCCAPLL_EXP
PP1V05_S0_PCH_VCCAPLL_FDI	POWER	1.05V	PP1V05_S0_PCH_VCCAPLL_FDI
PP1V05_S0_PCH_VCCAPLL_SATA	POWER	1.05V	PP1V05_S0_PCH_VCCAPLL_SATA
PP1V05_S0_PCH_VCCA_CLK	POWER	1.05V	PP1V05_S0_PCH_VCCA_CLK
PP1V05_SM_PCH_LAN	POWER	1.05V	PP1V05_SM_PCH_LAN
PPVTT_S0	POWER	1.1V	PPVTT_S0
PPVTT_S0_DDR	POWER	0.75V	PPVTT_S0_DDR
PP0V75_S0	POWER	0.75V	PP0V75_S0
PP1V5_S0	POWER	1.5V	PP1V5_S0
PP1V5_S0_CK505_F	POWER	1.5V	PP1V5_S0_CK505_F
PP1V5_S0_CK505_R	POWER	1.5V	PP1V5_S0_CK505_R
PP1V5_S3	POWER	1.5V	PP1V5_S3
PP1V5_CPU_MEM	POWER	1.5V	PP1V5_CPU_MEM
PP1V8R1V5_S0_PCH_VCCVRM	POWER	1.5V	PP1V8R1V5_S0_PCH_VCCVRM
PP1V5_FW_VDDA	POWER	1.5V	PP1V5_FW_VDDA
PP1V8_S0	POWER	1.5V	PP1V8_S0
PP1V96_FW_PL1VDD	POWER	1.96V	PP1V96_FW_PL1VDD
PP1V95_FW_FWPHY	POWER	1.96V	PP1V95_FW_FWPHY

POWER NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING	VOLTAGE	
PP3V	POWER	3.3V	PP3V3 S0
PP3V	POWER	3.3V	PP3V3 S0 CK505_F
PP3V	POWER	3.3V	PP3V3 S0 DPFEUSE
PP3V	POWER	3.3V	PP3V3 S0 DPPWR
PP3V	POWER	3.3V	PP3V3 S0 HS_F
PP3V	POWER	3.3V	PP3V3 S0 PCH VCCA_DAC
PP3V	POWER	3.3V	PP3V3 S0 TSENS_R
PP3V	POWER	3.3V	PP3V3 S3
PP3V	POWER	3.3V	PP3V3 S3 BT FLT
PP3V	POWER	3.3V	PP3V3 S3 SDCARD FLT
PP3V	POWER	3.3V	PP3V3 S5
PP3V	POWER	3.3V	PPVTT S3 DDR BUF
PP3V	POWER	3.3V	PPV S0 MXM PWRSRC
PP3V	POWER	3.3V	PPVOUT S0 PCH DCPSSU
PP3V	POWER	3.3V	PPVOUT S5 PCH DCPSSU
PP3V	POWER	3.3V	PPVOUT S5 PCH DCPSSUBV
PP3V	POWER	3.3V	PPVOUT G3 PCH DCPRTC
PP3V	POWER	3.3V	PPVOUT S0 PCH VCCRTC NCTF
PP3V	POWER	3.3V	PPVBATT G3 RTC
PP3V	POWER	3.3V	PPVBATT G3 RTC_R
PP3V	POWER	3.3V	PP3V3 AUDIO SPDIF JACK
PP3V	POWER	3.3V	PP3V3 FW AVDD
PP3V	POWER	3.3V	PP3V3 FW ESD
PP3V	POWER	3.3V	PP3V3 FW PLLVDD
PP3V	POWER	3.3V	PP3V3 FW VDDA
PP3V	POWER	3.3V	PP3V3 G3 RTC
PP3V	POWER	3.3V	PP_ENET_CTRL12
PP3V	POWER	3.4V	PP3V3 G3H SMC AVCC
PP3V	POWER	3.3V	PP3V3 G3H AVREF_SMC
PP4V	POWER	3.42V	PP3V42 G3H
PP4V	POWER	4.5V	4V5 REG_IN
PP4V	POWER	4.5V	PP4V5 AUDIO ANALOG
PP5V	POWER	5V	PP5V S0
PP5V	POWER	5V	PP5V S0 CPU VCORE VCC
PP5V	POWER	5V	PP5V S0 PCH V5REF
PP5V	POWER	5V	PP5V S3
PP5V	POWER	5V	PP5V S3 DDR REG V5FIL7
PP5V	POWER	5V	PP5V S3 CAMERA FLT
PP5V	POWER	5V	PP5V S3 IR FLT
PP5V	POWER	5V	PP5V S5
PP5V	POWER	5V	PP5V S5 PCH V5REFSUS
PP5V	POWER	5V	PP5V USB2 PORT0
PP5V	POWER	5V	PP5V USB2 PORT0_F
PP5V	POWER	5V	PP5V USB2 PORT1
PP5V	POWER	5V	PP5V USB2 PORT1_F
PP5V	POWER	5V	PP5V USB2 PORT2
PP5V	POWER	5V	PP5V USB2 PORT2_F
PP5V	POWER	5V	PP5V USB2 PORT3
PP5V	POWER	5V	PP5V USB2 PORT3_F
PP5V	POWER	5V	DDR_REG_PGND
PP5V	POWER	5V	DDR_REG_CSGND

SENSING NET PROPERTIES

[illegible]

VR CTRL NET PROPERTIES

		NET_TYPE	
PHYSICAL		SPACING	
16000	VR_CTL_PHY	VR_CTL	VR CPU PH1 SNUB
16000	VR_CTL_PHY	VR_CTL	VR CPU PH2 SNUB
16000	VR_CTL_PHY	VR_CTL	VR CPU PH3 SNUB
16000	VR_CTL_PHY	VR_CTL	VR CPU PWM1
16000	VR_CTL_PHY	VR_CTL	VR CPU PWM2
16000	VR_CTL_PHY	VR_CTL	VR CPU PWM2 R
16000	VR_CTL_PHY	VR_CTL	VR CPU PWM3
16000	VR_CTL_PHY	VR_CTL	VR CPU PWM3 R
16000	VR_CTL_PHY	VR_CTL	VR CPU PWM4 R
16000	VR_CTL_PHY	VR_CTL	VR CPU REF
16000	VR_CTL_PHY	VR_CTL	VR CPU SS
16000	VR_CTL_PHY	VR_CTL	VR CPU TCOMP
16000	VR_CTL_PHY	VR_CTL	VR CPU TM
16000	VR_CTL_PHY	VR_CTL	VR CPU BOOT1 RC
16000	VR_CTL_PHY	VR_CTL	VR CPU BOOT2 RC
16000	VR_CTL_PHY	VR_CTL	VR CPU BOOT3 RC
16000	VR_CTL_PHY	VR_CTL	VR CPU COMP
16000	VR_CTL_PHY	VR_CTL	VR CPU COMP R
16000	VR_CTL_PHY	VR_CTL	VR CPU COMP RC
16000	VR_CTL_PHY	VR_CTL	VR CPU DAC
16000	VR_CTL_PHY	VR_CTL	VR CPU DRV1 BOOT
16000	VR_CTL_PHY	VR_CTL	VR CPU DRV1 GDSSEL
16000	VR_CTL_PHY	SWITCHNODE	VR CPU DRV1 LGATE
16000	VR_CTL_PHY	SWITCHNODE	VR CPU DRV1 UGATE
16000	VR_CTL_PHY	VR_CTL	VR CPU DRV2 BOOT
16000	VR_CTL_PHY	VR_CTL	VR CPU DRV2 GDSSEL
16000	VR_CTL_PHY	SWITCHNODE	VR CPU DRV2 LGATE
16000	VR_CTL_PHY	SWITCHNODE	VR CPU DRV2 UGATE
16000	VR_CTL_PHY	VR_CTL	VR CPU DRV3 BOOT
16000	VR_CTL_PHY	VR_CTL	VR CPU DRV3 GDSSEL
16000	VR_CTL_PHY	SWITCHNODE	VR CPU DRV3 LGATE
16000	VR_CTL_PHY	SWITCHNODE	VR CPU DRV3 UGATE
16000	VR_CTL_PHY	VR_CTL	VR CPU FAN
16000	VR_CTL_PHY	VR_CTL	VR CPU FB
16000	VR_CTL_PHY	VR_CTL	VR CPU FB R
16000	VR_CTL_PHY	VR_CTL	VR CPU FS
16000	VR_CTL_PHY	VR_CTL	VR CPU IMON
16000	VR_CTL_PHY	VR_CTL	VR CPU IOUT PD
16000	VR_CTL_PHY	SWITCHNODE	PCHCORE REG UGATE
16000	VR_CTL_PHY	SWITCHNODE	PCHCORE REG LGATE
16000	VR_CTL_PHY	VR_CTL	PCHCORE REG VFB
16000	VR_CTL_PHY	VR_CTL	PCHCORE REG TON
16000	VR_CTL_PHY	VR_CTL	PCHCORE REG TRIP
16000	VR_CTL_PHY	VR_CTL	PCHCORE REG BOOT
16000	VR_CTL_PHY	VR_CTL	PCHCORE REG BOOT R
16000	VR_CTL_PHY	VR_CTL	VTT REG BOOT
16000	VR_CTL_PHY	VR_CTL	VTT REG COMP
16000	VR_CTL_PHY	VR_CTL	VTT REG FB
16000	VR_CTL_PHY	VR_CTL	VTT REG FS
16000	VR_CTL_PHY	VR_CTL	VTT REG COMP
16000	VR_CTL_PHY	VR_CTL	VTT REG REF
16000	VR_CTL_PHY	SWITCHNODE	VTT REG LGATE
16000	VR_CTL_PHY	VR_CTL	VTT REG OCSET
16000	VR_CTL_PHY	VR_CTL	VTT OPS
16000	VR_CTL_PHY	VR_CTL	VTT REG REF
16000	VR_CTL_PHY	VR_CTL	VTT REG UGATE
16000	VR_CTL_PHY	VR_CTL	VTT REG PH1 SNUB
16000	VR_CTL_PHY	VR_CTL	P3V42Q3H BOOST
16000	VR_CTL_PHY	VR_CTL	P3V42Q3H FB


VR CTRL NET PROPERTIES




		NET_TYPE		
		PHYSICAL	SPACING	
REG0	VR_CTL_PHV	VR_CTL	DDR REG CS	71
REG0	VR_CTL_PHV	VR_CTL	DDR REG FB	71
REG0	VR_CTL_PHV	SWITCHNODE	DDR REG LGATE	71
REG0	VR_CTL_PHV	SWITCHNODE	DDR REG UGATE	71
REG0	VR_CTL_PHV	VR_CTL	DDR REG BOOT	71
REG0	VR_CTL_PHV	VR_CTL	DDR REG BOOT R	71
REG0	VR_CTL_PHV	VR_CTL	DDR REG VDDOSNS	71
REG0	VR_CTL_PHV	VR_CTL	DDR REG VTTNS	71
REG0	VR_CTL_PHV	VR_CTL	P1V8 REG POR	71
REG0	VR_CTL_PHV	VR_CTL	P3V3S5 REG BOOT	70
REG0	VR_CTL_PHV	VR_CTL	P3V3S5 REG BOOT R	70
REG0	VR_CTL_PHV	VR_CTL	P3V3S5 REG FB	70
REG0	VR_CTL_PHV	VR_CTL	P3V3S5 REG ISEN	70
REG0	VR_CTL_PHV	SWITCHNODE	P3V3S5 REG LGATE	70
REG0	VR_CTL_PHV	VR_CTL	P3V3S5 REG OCSGT	70
REG0	VR_CTL_PHV	SWITCHNODE	P3V3S5 REG UGATE	70
REG0	VR_CTL_PHV	VR_CTL	P3V3S5 REG SNUB	70
REG0	VR_CTL_PHV	VR_CTL	P5V33 REG BOOT	70
REG0	VR_CTL_PHV	VR_CTL	P5V33 REG FB	70
REG0	VR_CTL_PHV	VR_CTL	P5V33 REG ISEN	70
REG0	VR_CTL_PHV	SWITCHNODE	P5V33 REG LGATE	70
REG0	VR_CTL_PHV	VR_CTL	P5V33 REG OCSGT	70
REG0	VR_CTL_PHV	SWITCHNODE	P5V33 REG UGATE	70

VR VID NET PROPERTIES

NET_TYPE		PULL-UP STUB < 1-INCH VID LENGTH SKEW < 1-INCH VID LENGTH RANGE < 1 to 15-INCH
PHYSICAL	SPACING	
1000	VID_PHY VR_CTL	CPU VID<0> 12 15 65
1010	VID_PHY VR_CTL	CPU VID<1> 12 15 65
1020	VID_PHY VR_CTL	CPU VID<2> 12 15 65
1030	VID_PHY VR_CTL	CPU VID<3> 12 15 65
1040	VID_PHY VR_CTL	CPU VID<4> 12 15 65
1050	VID_PHY VR_CTL	CPU VID<5> 12 15 65
1060	VID_PHY VR_CTL	CPU VID<6> 12 15 65
1070	VID_PHY VR_CTL	CPU VID<7> 12 15 65
1080	VID_PHY VR_CTL	CPU PSI_L 12 65

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL	*	0.2MM	?

SYNCH MASTER-K74 MASTER		SYNCH DATE-N/A	
PAGE TITLE			
POWER CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		107 OF 110	
		SHEET	
		89 OF 92	

8		7		6		5		4		3		2		1																																																																																																																																																																																							
D																																																																																																																																																																																																					
C																																																																																																																																																																																																					
B																																																																																																																																																																																																					
A																																																																																																																																																																																																					
NotebookUniverse.es																																																																																																																																																																																																					
8		7		6		5		4		3		2		1																																																																																																																																																																																							
A																																																																																																																																																																																																					
<table><tr><td colspan="12">SYNC MASTER=K74 MASTER</td><td colspan="4">SYNC DATE=N/A</td></tr><tr><td colspan="16">PAGE TITLE</td></tr><tr><td colspan="16">BLANK PAGE</td></tr><tr><td colspan="12"><div> Apple Inc.</div></td><td colspan="2">DRAWING NUMBER</td><td colspan="2">051-8337</td><td colspan="2">SIZE</td><td colspan="2">D</td></tr><tr><td colspan="12"></td><td colspan="2">REVISION</td><td colspan="4">A.0.0</td></tr><tr><td colspan="12">NOTICE OF PROPRIETARY PROPERTY:</td><td colspan="4">BRANCH</td></tr><tr><td colspan="12">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</td><td colspan="4">PAGE</td></tr><tr><td colspan="12">I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</td><td colspan="4">108 OF 110</td></tr><tr><td colspan="12">II NOT TO REPRODUCE OR COPY IT</td><td colspan="4">SHEET</td></tr><tr><td colspan="12">III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</td><td colspan="4">90 OF 92</td></tr><tr><td colspan="12">IV ALL RIGHTS RESERVED</td><td colspan="4"></td></tr></table>																SYNC MASTER=K74 MASTER												SYNC DATE=N/A				PAGE TITLE																BLANK PAGE																<div> Apple Inc.</div>												DRAWING NUMBER		051-8337		SIZE		D														REVISION		A.0.0				NOTICE OF PROPRIETARY PROPERTY:												BRANCH				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:												PAGE				I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE												108 OF 110				II NOT TO REPRODUCE OR COPY IT												SHEET				III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART												90 OF 92				IV ALL RIGHTS RESERVED															
SYNC MASTER=K74 MASTER												SYNC DATE=N/A																																																																																																																																																																																									
PAGE TITLE																																																																																																																																																																																																					
BLANK PAGE																																																																																																																																																																																																					
<div> Apple Inc.</div>												DRAWING NUMBER		051-8337		SIZE		D																																																																																																																																																																																			
												REVISION		A.0.0																																																																																																																																																																																							
NOTICE OF PROPRIETARY PROPERTY:												BRANCH																																																																																																																																																																																									
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:												PAGE																																																																																																																																																																																									
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE												108 OF 110																																																																																																																																																																																									
II NOT TO REPRODUCE OR COPY IT												SHEET																																																																																																																																																																																									
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART												90 OF 92																																																																																																																																																																																									
IV ALL RIGHTS RESERVED																																																																																																																																																																																																					

PM NET PROPERTIES
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
PM	PM	PLT RESET L	19 27
PM	PM_VTT	PLT RESET LS1V1 L	10
PM	PM	PM ACDC PS ON	5
PM	PM	PM BATLOW L	14 18 46
PM	PM	PM CLK32K SUSCLK	8 46 85
PM	PM	PM CLK32K SUSCLK R	8 18 85
PM	PM	PM CLKRUN L	14 18 46 48
PM	PM	PM EXT TS L<0>	
PM	PM	PM EXT TS L<1>	
PM	PM	PM LAN PWRGD	14 18
PM_VTT	PM_VTT	FSB CPURSTOUT L	10 24
PM_VTT	PM_VTT	PM MEM PWRGD	10 18
PM	PM	PM ME PWRGD	18 64
PM	PM	PM MXM PGOOD	64 75
PM	PM	PM PCH PWRGD	18 64
PM	PM	PM PGOOD DDRREG S3	63 71
PM	PM	PM PGOOD PVCORE CPU	25 64 65
PM	PM	PM PWRBTN L	18 24 46
PM	PM	PM RSMRST L	46 63
PM	PM	PM RSMRST PCH L	18 63
PM	PM	PM SLP M L	18 63
PM	PM	PM SLP S3 L	5 18 26 36 46 47 63 64 81
PM	PM	PM SLP S4 1 L	18 63
PM	PM	PM SLP S4 L	18 47
PM	PM	PM SLP S5 L	18 47
PM	PM	PM SUS PWR ACK	18
PM_VTT	PM_VTT	PM SYNC	10 18
PM	PM	SDCARD PLT RST L	27 44
PM	PM	PM SYSRST L	18 27 46
PM	PM	PM SYS PWRGD	18 64
PM_VTT	PM_VTT	PM THRMTRIP L	10 20 47
PM	PM	RSMRST PWRGD	46 64
PM	PM	RTC RESET L	17 91
PM_VTT	PM_VTT	CPU PWRGD	10 20 24
PM	PM	CPU RESET L	18 39
PM	PM	PGOOD 1V8 S0 G1	64
PM	PM	PGOOD 1V8 S0 G2	64
PM	PM	PGOOD CPU GFX DDR	64
PM	PM	PGOOD P1V5 S0	10 73
PM	PM	PGOOD P1V8 S0	64
PM	PM	PGOOD P3V3 S0	64 73
PM	PM	PGOOD P3V3 S3	34 73
PM	PM	PGOOD P5V S0	63 73
PM	PM	PGOOD PCH AND P1V8	64
PM	PM	PGOOD PCH S0	64
PM	PM	PGOOD SYSPWROK	64
PM	PM	PGOOD SYSPWROK R	64
PM	PM	RTC RESET L	17 91
PM	PM	P12V S3 EN	
PM	PM	P1V5 S0 EN	63 73
PM	PM	P3V3S0 EN	63 73
PM	PM	P3V3S3 EN	63 73
PM	PM	P5VS0 EN	63 73
PM	PM	P5VS3 EN	63 70
PM	PM	PCHCORE REG EN	63 69
PM	PM	PCHCORE REG PGOOD	63 64 69
PM	PM	PEG RESET L	8 27
PM	PM	SDCARD RESET	20 44 92

NET_TYPE			
PHYSICAL	SPACING		
PM	PM	4V5 REG EN	56
PM	PM	ALL SYS PWRGD R	5 64
PM	PM	ALL SYS PWRGD SMC	46 64
PM	PM	CK505 27MHZ EN	25
PM	PM	CPUVTT REG EN	63 68
PM_VTT	PM_VTT	CPUVTT REG PGOOD	10 63 64 68
PM	PM	CPU MEM RESET L	10 26
PM	PM	DDRVT EN	63 71
PM	PM	DEBUG RESET L	27 48
PM	PM	FMPHY RESET L	39
PM	PM	FWXIO SNOOP EN	39
PM	PM	FW RESET L	27 39
PM	PM	ENET RESET L	27 37
PM	PM	MEM RESET L	26 30 31
PM	PM	MINI RESET L	27 33
PM	PM	SMC DELAYED PWRGD	47 64
PM	PM	SMC LRESET L	27 46
PM	PM	SMC RESET L	46 47 48
PM_VTT	PM_VTT	XDP CPUPWRGD	10 24
PM_VTT	PM_VTT	XDP DBRESET L	10 24 27
PM_VTT	PM_VTT	XDP PWRGD	24

