# Mikroişlemciler


Ders -2

# Instruction Set

- RISC mimari
- 35 komut
- > 35 komut tanımı için komut pattern 'de 6 bit 'e ihtiyaç vardır (her zaman 6 bit olmak zorunda değil)
- Komut uzunluğu (aynı zamanda Word uzunluğu) 14 bittir
- ALU ve W register 8 bit işlem yapar

TABLE 13-2: PIC16F87X INSTRUCTION SET

Mnemonic, Operands		Description	Cycle		14-Bit Opcode		•	Status	
		Description		S	MSb			LSb	Affected
		BYTE-ORIENTED FILE	REGISTER OF	PEI	RATIC	NS 💳	-		
ADDWF	f, d	Add W and f	1		0.0	0111	dfff	ffff	C,DC,Z
ANDWF	f, d	AND W with f	1	Ш	0.0	0101	dfff	ffff	Z
CLRF	f	Clear f	1	Ш	00	0001	lfff	ffff	Z
CLRW		Clear W	1	Ш	0.0	0001	Ожжж	xxxx	Z
COME	f, d	Complement f	1	Ш	0.0	1001	dfff	ffff	Z
DECF	f, d	Decrement f	1	Ш	0.0	0011	dfff	ffff	Z
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	Ш	0.0	1011	dfff	ffff	
INCF	f, d	Increment f	1	Ш	0.0	1010	dfff	ffff	Z
INCFSZ	f, d	Increment f, Skip if 0	1(2)	Ш	00	1111	dfff	ffff	
IORWF	f, d	Inclusive OR W with f	1	Ш	0.0	0100	dfff	ffff	Z
MOVE	f, d	Move f	1	Ш	00	1000	dfff	ffff	Z
MOVWF	f	Move W to f	1	Ш	00	0000	1fff	ffff	
NOP	2	No Operation	1	Ш	00	0000	0xx0	0000	
RLF	f. d	Rotate Left f through Carry	1	Ш	0.0	1101	dfff	ffff	С
RRF	f. d	Rotate Right f through Carry	1	Ш	0.0	1100	dfff	ffff	C
SUBWF	f, d	Subtract W from f	1	Ш	00	0010	dfff	ffff	C,DC,Z
SWAPF	f, d	Swap nibbles in f	1	Ш	00	1110	dfff	ffff	Development Mark
XORWE	f, d	Exclusive OR W with f	11		00	0110	dfff	ffff	Z
		BIT-ORIENTED FILE F	REGISTER OP	ER	ATION	1S 👛	-		
BCF	f, b	Bit Clear f	1.	1	01	00 ob	bfff	ffff	
BSF	f, b	Bit Set f	1	Ш	01	01 bb	bfff	ffff	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	Ш	01	10 ob	bfff	ffff	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)		01	11 ob	bfff	ffff	
		LITERAL AND COM	NTROL OPERA	TI	ONS			70	
ADDLW	k	Add literal and W	1		11	111x	kkkk	kkkk	C,DC,Z
ANDLW	k	AND literal with W	1	Ш	11	1001	kkkk	kkkk	Z
CALL	k	Call subroutine	2	Ш	10	0kkk	kkkk	kkkk	6 8 6
CLRWDT		Clear Watchdog Timer	1	Ш	0.0	0000	0110	0100	TO,PD
GOTO	k	Go to address	2	Ш	10	1kkk	kkkk	kkkk	#1.000 \$47.0 pure
IORLW	k	Inclusive OR literal with W	1	Ш	11	1000	kkkk	kkkk	Z
MOVLW	k	Move literal to W	1		11	00xx	kkkk	kkkk	
RETFIE	500	Return from interrupt	2		0.0	0000	0000	1001	
RETLW	k	Return with literal in W	2		11	01xx	kkkk	kkkk	
RETURN		Return from Subroutine	2		0.0	0000	0000	1000	
SLEEP	-	Go into standby mode	1		00	0000	0110	0011	TO,PD
SUBLW	k	Subtract W from literal	1		11	110x	kkkk	kkkk	C,DC,Z
XORLW	k	Exclusive OR literal with W	1		11	1010	kkkk	kkkk	Z




10 9	7 6		0
b (BI	T #)	f (FILE #)	
	1	10 9 7 6 b (BIT #)	

b = 3-bit bit address f = 7-bit file register address

#### Literal and control operations

#### General




k = 8-bit literal (immediate) value

#### CALL and GOTO instructions only



k = 11-bit literal (immediate) value

# Working Register (W) 'nı Anlayalım



# **ADDLW**

# **ADDLW**

#### Add Literal and W

Syntax: [ label ] ADDLW k

Operands:  $0 \le k \le 255$ 

Operation:  $(W) + k \rightarrow W$ 

Status Affected: C, DC, Z

Encoding: 11 111x kkkk kkkk

Description: The contents of the W register are added to the eight bit literal 'k' and the result is

placed in the W register.

Words: 1

Cycles: 1

Example1 ADDLW 0x15

Example 2 ADDLW MYREG

Before Instruction

W = 0x10

After Instruction

W = 0x25

Before Instruction

W = 0x10

Address of MYREG † = 0x37

† MYREG is a symbol for a data memory location

After Instruction

W = 0x47

Example 4

W MYREG

Before Instruction

W = 0x10

Address of PCL † = 0x02

† PCL is the symbol for the Program Counter low byte location

After Instruction

W = 0x12

# **ADDWF**

#### Add W and f

Syntax: [ label ] ADDWF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation:  $(W) + (f) \rightarrow destination$ 

Status Affected: C, DC, Z

Encoding: 00 0111 dfff ffff

Description: Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the

W register. If 'd' is 1 the result is stored back in register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process data	Write to destination

- ADDWF RAM\_Register,1 = RAM\_Register değeri = W + RAM\_Register değeri

# **ANDLW**

#### And Literal with W

Syntax: [ label ] ANDLW k

Operands:  $0 \le k \le 255$ 

Operation:  $(W).AND.(k) \rightarrow W$ 

Status Affected: Z

Encoding: 11 1001 kkkk kkkk

Description: The contents of W register are AND'ed with the eight bit literal 'k'. The result is

placed in the W register.

Words: 1

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process data	Write to W register

Example 1 ANDLW 0x5F

Before Instruction ; 0101 1111 (0x5F)

W = 0xA3 ; 1010 0011 (0xA3)

After Instruction ; -----

W = 0x03 ; 0000 0011 (0x03)

#### ANDWF

#### AND W with f

Syntax: [ label ] ANDWF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation: (W).AND. (f) → destination

Status Affected: Z

Encoding: 00 0101 dfff ffff

Description: AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If

'd' is 1 the result is stored back in register 'f'.

Words:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process data	Write to destination

ANDWF FSR, 1

#### Example 1

Before Instruction ; 0001 0111 (0x17)

W = 0x17 ; 1100 0010 (0xC2) FSR = 0xC2 ;-----

After Instruction ; 0000 0010 (0x02)

W = 0x17FSR = 0x02

#### Example 2 ANDWF FSR, 0

Before Instruction ; 0001 0111 (0x17)

W = 0x17 ; 1100 0010 (0xC2) FSR = 0xC2 ;-----

After Instruction ; 0000 0010 (0x02)

W = 0x02FSR = 0xC2

**BCF** 

Bit Clear f

Syntax:

[ label ] BCF f,b

0 ≤ f ≤ 127

Operands:

0 ≤ b ≤ 7

Operation:

 $0 \rightarrow f < b >$ 

01

Status Affected:

None

00

00bb bfff

ffff

Encoding: Description:

Bit 'b' in register 'f' is cleared.

Words:

1

Cycles:

1

Q Cycle Activity:

Q1

Q2

Q3

Decode Read register 'f'

Q4

Process Write data register 'f'

Example 1

BCF

FLAG REG, 7

Before Instruction

FLAG\_REG = 0xC7

; 1100 0111

After Instruction

FLAG\_REG = 0x47

; **0**100 0111

Example 2

BCF

INDF, 3

Before Instruction

W = 0x17

FSR = 0xC2

Contents of Address (FSR) = 0x2F

After Instruction

W = 0x17

FSR = 0xC2

Contents of Address (FSR) = 0x27

BSF Bit Set f

Syntax: [label] BSF f,b

Operands:  $0 \le f \le 127$ 

 $0 \le b \le 7$ 

Operation:  $1 \rightarrow f < b >$ 

Status Affected: None

Encoding: 01 01bb bfff ffff

Description: Bit 'b' in register 'f' is set.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	data	register 'f'

Example 1 BSF FLAG\_REG, 7

Before Instruction

FLAG\_REG =0x0A ; 0000 1010

After Instruction

FLAG\_REG =0x8A ; 1000 1010

Example 2 BSF INDF, 3

Before Instruction

W = 0x17FSR = 0xC2

Contents of Address (FSR) = 0x20

After Instruction

W = 0x17FSR = 0xC2

Contents of Address (FSR) = 0x28

**BTFSC** 

#### Bit Test, Skip if Clear

Syntax: [ label ] BTFSC f,b

Operands:  $0 \le f \le 127$ 

 $0 \le b \le 7$ 

Operation: skip if (f < b >) = 0

Status Affected: None

Encoding: 01 10bb bfff ffff

Description: If bit 'b' in register 'f' is '0' then the next instruction is skipped.

If bit 'b' is '0' then the next instruction (fetched during the current instruction execution) is discarded, and a NOP is executed instead, making this a 2 cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	data	operation

If skip (2nd cycle):

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

Example 1 HERE BTFSC FLAG, 4

FALSE GOTO PROCESS\_CODE

TRUE

Case 1: Before Instruction

PC = addressHERE FLAG= xxx0 xxxx

After Instruction

Since FLAG<4>= 0, PC = addressTRUE

Case 2: Before Instruction

PC = addressHERE FLAG= xxx1 xxxx

After Instruction

Since FLAG<4>=1, PC = addressFALSE **BTFSS** 

#### Bit Test f, Skip if Set

Syntax: [ label ] BTFSS f,b

Operands:  $0 \le f \le 127$ 

0 ≤ b < 7

Operation: skip if (f<b>) = 1

Status Affected: None

Encoding: 01 11bb bfff ffff

Description: If bit 'b' in register 'f' is '1' then the next instruction is skipped.

If bit 'b' is '1', then the next instruction (fetched during the current instruction execution) is discarded and a NOP is executed instead, making this a

2 cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	data	operation

If skip (2nd cycle):

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

Example 1 HERE BTFSS FLAG, 4

FALSE GOTO PROCESS CODE

TRUE

Case 1: Before Instruction

PC = addressHERE FLAG= xxx0 xxxx

After Instruction

Since FLAG<4>= 0, PC = addressFALSE CALL

#### **Call Subroutine**

Syntax: [label] CALL k

Operands:  $0 \le k \le 2047$ 

Operation: (PC)+ 1→ TOS,

 $k \rightarrow PC < 10:0>$ 

(PCLATH<4:3>) → PC<12:11>

Status Affected: None

Encoding: 10 Okkk kkkk kkkk

Description: Call Subroutine. First, the 13-bit return address (PC+1) is pushed onto the

stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH<4:3>. CALL is a two cycle

instruction.

Words:

Cycles: 2

Q Cycle Activity:

1st cycle:

Q1	Q2	Q3	Q4
Decode	Read literal	Process data	No operation

2nd cycle:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

Example 1 HERE CALL THERE

Before Instruction

PC = AddressHERE

After Instruction

TOS = Address HERE+1
PC = Address THERE

CLRF Clear f

Syntax: [label] CLRF f

Operands:  $0 \le f \le 127$ 

Operation:  $00h \rightarrow f$ 

 $1 \rightarrow Z$ 

Status Affected: Z

Encoding: 00 0001 1fff ffff

Description: The contents of register 'f' are cleared and the Z bit is set.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process	Write register 'f'

Example 1 CLRF FLAG REG

Before Instruction

FLAG\_REG=0x5A

After Instruction

FLAG\_REG=0x00

Z = 1

Example 2 CLRF INDF

Before Instruction

FSR = 0xC2

Contents of Address (FSR)=0xAA

After Instruction

FSR = 0xC2

Contents of Address (FSR)=0x00

Z = 1

**CLRW** 

Clear W

Syntax: [label] CLRW

Operands: None

Operation: 00h → W

 $1 \rightarrow Z$ 

Status Affected: Z

Encoding: 00 0001 0xxx xxxx

Description: W register is cleared. Zero bit (Z) is set.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	data	register 'W'

Example 1

CLRW

Before Instruction

W = 0x5A

After Instruction

V = 0x00

Z = 1

COMF

#### Complement f

Syntax: [label] COMF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation:  $(\bar{f}) \rightarrow destination$ 

Status Affected: Z

Encoding: 00 1001 dfff ffff

Description: The contents of register 'f' are 1's complemented. If 'd' is 0 the result is

stored in W. If 'd' is 1 the result is stored back in register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process data	Write to destination

Example 1 COMF

Before Instruction

REG1= 0x13

REG1, 0

After Instruction

REG1 = 0x13 W = 0xEC

DECF

#### Decrement f

Syntax: [ label ] DECF f,d

Operands:  $0 \le f \le 127$ 

d ∈ [0,1]

Operation: (f) - 1  $\rightarrow$  destination

Status Affected: Z

Encoding: 00 0011 dfff ffff

Description: Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the

result is stored back in register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process data	Write to destination

Example 1

DECF CNT, 1

Before Instruction

CNT = 0x01Z = 0

After Instruction

CNT = 0x00Z = 1

#### DECFSZ

#### Decrement f, Skip if 0

Syntax: [label] DECFSZ f,d

Operands:  $0 \le f \le 127$ 

d ∈ [0,1]

Operation: (f) - 1 → destination; skip if result = 0

Status Affected: None

Encoding: 00 1011 dfff ffff

Description: The contents of register 'f' are decremented. If 'd' is 0 the result is placed

in the W register. If 'd' is 1 the result is placed back in register 'f'.

If the result is 0, then the next instruction (fetched during the current instruction execution) is discarded and a NOP is executed instead, mak-

ing this a 2 cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	data	destination

If skip (2nd cycle):

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

Example HERE DECFSZ

GOTO LOOP

CNT, 1

CONTINUE .

.

Case 1: Before Instruction

PC = address HERE

CNT = 0x01

After Instruction

CNT = 0x00

PC = address CONTINUE

Case 2: Before Instruction

C = address HERE

CNT = 0x02 After Instruction

CNT = 0x01

PC = address HERE + 1

**GOTO** 

#### **Unconditional Branch**

Syntax: [label] GOTO k

Operands:  $0 \le k \le 2047$ 

Operation:  $k \rightarrow PC<10:0>$ 

PCLATH<4:3> → PC<12:11>

Status Affected: None

Encoding: 10 1kkk kkkk kkkk

Description: GOTO is an unconditional branch. The eleven bit immediate value is loaded

into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>.

GOTO is a two cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

1st cycle:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'k'<7:0>	data	operation

2nd cycle:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

Example GOTO THERE

After Instruction

PC =AddressTHERE

INCF

#### Increment f

Syntax: [ label ] INCF f,d

Operands:  $0 \le f \le 127$ 

d ∈ [0,1]

Operation:  $(f) + 1 \rightarrow destination$ 

Status Affected: Z

Encoding: 00 1010 dfff ffff

Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in

the W register. If 'd' is 1 the result is placed back in register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process data	Write to destination

Example 1

INCF

CNT, 1

Before Instruction

CNT = 0xFFZ = 0

After Instruction

CNT = 0x00

Z = 1

#### **INCFSZ**

#### Increment f, Skip if 0

Syntax: [ label ] INCFSZ f,d

Operands:  $0 \le f \le 127$ 

d ∈ [0,1]

Operation: (f) + 1 → destination, skip if result = 0

Status Affected: None

Encoding: 00 1111 dfff ffff

Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in

the W register. If 'd' is 1 the result is placed back in register 'f'.

If the result is 0, then the next instruction (fetched during the current

instruction execution) is discarded and a NOP is executed instead, making

this a 2 cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	data	destination

If skip (2nd cycle):

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

Example HERE INCFSZ CNT, 1

GOTO LOOP

CONTINUE .

:

Case 1: Before Instruction

PC = address HERE

CNT = 0xFF After Instruction CNT = 0x00

PC = address CONTINUE

Case 2: Before Instruction

C = address HERE

CNT = 0x00 After Instruction CNT = 0x01

PC = address HERE + 1

MOVLW

#### Move Literal to W

Syntax: [label] MOVLW k

Operands:  $0 \le k \le 255$ 

Operation:  $k \rightarrow W$ 

Status Affected: None

Encoding: 11 00xx kkkk kkkk

Description: The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process data	Write to W register

Example 1 MOVLW 0x5A

After Instruction

W = 0x5A

Example 2 MOVLW MYREG

Before Instruction

W = 0x10

Address of MYREG + = 0x37

† MYREG is a symbol for a data memory location

After Instruction

W = 0x37

Example 3 MOVLW HIGH (LU\_TABLE)

Before Instruction

W = 0x10

Address of LU\_TABLE † = 0x9375

† LU\_TABLE is a label for an address in program memory

After Instruction

W = 0x93

MOVF Move f [label] MOVF f,d Syntax: Operands:  $0 \le f \le 127$ d ∈ [0,1] Operation: (f) → destination Status Affected: Z Encoding: 00 1000 dfff FFFF Description: The contents of register 'f' is moved to a destination dependent upon the status of 'd'. If 'd' = 0, destination is W register. If 'd' = 1, the destination is file register 'f' itself. 'd' = 1 is useful to test a file register since status flag Z is affected. Words: Cycles: Q Cycle Activity: Q2 Q1 Q3 Q4 Decode Read Process Write to register T data destination Example 1 FSR, 0 MOVE Before Instruction W = 0x00FSR = 0xC2 After Instruction W = 0xC2Z = 0 Example 2 MOVE FSR, 1 Case 1: Before Instruction FSR = 0x43After Instruction FSR = 0x43

z = 0

FSR = 0x00

FSR = 0x00 Z = 1

Before Instruction

After Instruction

Case 2:

MOVWF

Move W to f

Syntax: [ label ] MOVWF f

Operands:  $0 \le f \le 127$ 

Operation:  $(W) \rightarrow f$ 

Status Affected: None

Encoding: 00 0000 lfff ffff

Description: Move data from W register to register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

1	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write register 'f'

Example 1 MOVWF OPTION\_REG

Before Instruction

OPTION\_REG=0xFF

W = 0x4F

After Instruction

OPTION\_REG=0x4F

W = 0x4F

NOP

## No Operation

Syntax: [label] NOP

Operands: None

Operation: No operation

Status Affected: None

Encoding: 00 0000 0xx0 0000

Description: No operation.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	No	No
6	operation	operation	operation

Example HERE NOP

: Before Instruction

PC = address HERE

After Instruction

PC = address HERE + 1

RETFIE

#### Return from Interrupt

Syntax: [ label ] RETFIE

Operands: None

Operation:  $TOS \rightarrow PC$ ,

1 → GIE

Status Affected: None

Encoding: 00 0000 0000 1001

Description: Return from Interrupt. The 13-bit address at the Top of Stack (TOS) is

loaded in the PC. The Global Interrupt Enable bit, GIE (INTCON<7>), is automatically set, enabling Interrupts. This is a two cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

1st cycle:

Q1	Q2	Q3	Q4
Decode	No	Process	No
	operation	data	operation

2nd cycle:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

Example RETFIE

After Instruction

PC = TOS GIE = 1

# RETLW

#### Return with Literal in W

Syntax: [label] RETLW k

Operands:  $0 \le k \le 255$ 

Operation:  $k \rightarrow W$ ;

TOS → PC

Status Affected: None

Encoding:

11 01xx kkkk kkkk

Description: The W register is loaded with the eight bit literal 'k'. The program counter is

loaded 13-bit address at the Top of Stack (the return address). This is a

two cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

1st cycle:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process data	Write to W register

#### 2nd cycle:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

## RETURN

#### Return from Subroutine

Syntax: [label] RETURN

Operands: None

Operation: TOS → PC

Status Affected: None

Encoding: 00 0000 0000 1000

Description: Return from subroutine. The stack is POPed and the top of the stack

(TOS) is loaded into the program counter. This is a two cycle instruc-

tion.

Words: 1

Cycles: 2

Q Cycle Activity:

1st cycle:

Q1	Q2	Q3	Q4
Decode	No operation	Process data	No operation

2nd cycle:

Q1	Q2	Q3	Q4
No	No	No	No operation
operation	operation	operation	

Example HERE RETURN

After Instruction

PC = TOS

## **RLF**

#### Rotate Left f through Carry

Syntax: [label] RLF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation: See description below

Status Affected: C

Encoding: 00 1101 dfff ffff

Description: The contents of register 'f' are rotated one bit to the left through the Carry

Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is

stored back in register 'f'.



Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	data	destination

Example 1 RLF REG1,0

Before Instruction

REG1= 1110 0110

C = 0

After Instruction

REG1=1110 0110 W =1100 1100

C =1

## RRF

#### Rotate Right f through Carry

Syntax: [ label ] RRF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation: See description below

Status Affected: C

Encoding: 00 1100 dfff ffff

Description: The contents of register 'f' are rotated one bit to the right through the Carry

Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is

placed back in register 'f'.



Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	data	destination

Example 1 RRF REG1, 0

Before Instruction

REG1= 1110 0110 W = xxxx xxxx

C = 0

After Instruction

REG1= 1110 0110

#### SUBLW

#### Subtract W from Literal

Syntax: [label] SUBLW k

Status Affected: C, DC, Z

Encoding:

11 110x kkkk kkkk

Description: The W register is subtracted (2's complement method) from the eight bit

literal 'k'. The result is placed in the W register.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to W
	literal 'k'	data	register

Example 1:

SUBLW 0x02

UNUZ

Case 1: Before Instruction

W = 0x01 C = x Z = x

After Instruction

W = 0x01

C = 1 ; result is positive Z = 0

Case 2: Before Instruction

W = 0x02 C = x

Z = x

After Instruction

 $W = 0 \times 00$ 

C = 1 ; result is zero Z = 1

Case 3: Before Instruction

W = 0x03

C = x Z = x

After Instruction

W = 0xFF

C = 0 ; result is negative Z = 0

Example 2 SUBLW MYREG

Before Instruction

 $W = 0 \times 10$ 

Address of MYREG † = 0x37

† MYREG is a symbol for a data memory location

After Instruction

W = 0x27

C = 1 ; result is positive

SUBWF

Subtract W from f

Syntax: [ label ] SUBWF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation:  $(f) - (W) \rightarrow destination$ 

Status Affected: C, DC, Z

Encoding: 00 0010 dfff ffff

Description: Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the

result is stored in the W register. If 'd' is 1 the result is stored back in reg-

ister 'f'.

Words: 1

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	data	destination

Example 1: SUBWF REG1,1

Case 2: Before Instruction

Case 1: Before Instruction

REG1= 3 W = 2 C = x Z = x REG1= 2 W = 2 C = x Z = x

After Instruction

REG1= 1 W = 2 C = 1

Z = 0

; result is positive

REG1= 0 W = 2 C = 1 Z = 1

; result is zero

Case 3: Before Instruction

REG1= 1

W = 2 C = x

Z = x

# **SWAPF**

#### Swap Nibbles in f

Syntax: [label] SWAPF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation:  $(f<3:0>) \rightarrow destination<7:4>$ ,

 $(f<7:4>) \rightarrow destination<3:0>$ 

Status Affected: None

Encoding:

00 1110 dfff ffff

Description: The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the

result is placed in W register. If 'd' is 1 the result is placed in register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4	
Decode	Read	Process	Write to	
	register 'f'	data	destination	

Example 1 SWAPF REG, 0

Before Instruction

REG1= 0xA5


After Instruction

REG1 = 0xA5 W = 0x5A

# **Program Counter**


- PC aslında bir RAM register 'ıdır
- RAM register 'ları 8 bit peki nasıl PC 13 bit ?

#### Komut bazlı doğrudan erişim




Eğer GOTO ve CALL ile daha uzak adreslere gitmek için PAGE değiştirilecekse PCLATH 'in 3 ve 4. Bitleri ile PC ayarlanır

INTERRUPT hariç!!!



 Her bir PAGE 'in 2K olduğuna dikkat ediniz (0-2047)

Dikkat !! Burası FLASH Memory



- Burası Register File
- Her biri 128 adres
- 0x00 0x7F dikkat edin
- Bazı SFR register 'lar tüm Bank 'larda mevcuttur'
- Shadowed memory ortak erişim alanı gibi davranır (0x70 ile 0x7F arası ilk PAGE)

# **IMMIDIATE ADDRESSING**


Sabit Değer



W

Örnek movlw 0x21

## **DIRECT ADDRESSING**




Örnek movf BizimRegister,0

Örnek movwf BizimRegister2

# INDRECT ADDRESING

## **Direct addressing**

## Indirect addressing




- FSR Adresi
- INDF ise FSR 'nin gösterdiği adresteki değeri tutar
- STATUS 'un IRP si ve FSR 'nin MSB si bank seçiminde kullanılır
- Array işlemlerinde faydalıdır

#### Example: Clear all RAM locations from 20h to 7Fh

# W Register: 20 9-Bit Effective Address: 0 0 0 0 0 0 0 0 0 0 IRP FSR

	bcf	STATUS, IRP
	movlw	0x20
	movwf	FSR
LOOP	clrf	INDF
	incf	FSR, f
	btfss	FSR,7
	goto	LOOP
	<next< td=""><td>instruction&gt;</td></next<>	instruction>



# **STATUS** Register


R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
7		e de	*	370	**		0

```
R = Readable bit W = Writable bit
U = Unimplemented bit, read as '0□ - n = Value at power-on reset
```

- En önemli register 'lardan biridir
- PIC 'in anlık durumu, Aritmetik İşlem Sonuç Durumu ve Bank değiştirme
  - C = ALU sonucu 255 'aşarsa 1, çıkarma işleminde sonuç negatif çıkarsa 0 olur (Neden ? Cevaplayınız)
  - llgili register 'ın ilk dört bitinin 15 ' aşması durumunda 1 olur
  - Z = Herhangi bir komut operasyonunda sonuç 0 olursa (Bazen tetikleme kontrol için de kullanılır)
  - RP0 ve RP1 bitleri Register File 'da bank değiştiemek için
  - Indrect adreslemede IRP, FSR 'nin MSB si ile birlikte Bank seçmek için
  - TO ve PD bitleri PIC 'in ilk kez mi çalıştığı, uykudan mı uyandığı kontrolü için

	R/W (x)	Features							
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	Bit name
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

	R/W (1)	Features							
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	Bit name
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	



# Portlar

- Tüm portlarda 20mA besleme, 25mA sink akım desteği
- PORTA
  - TRISA ile ayarlanır
  - Buffer desteği
  - ► A/D desteği
- PORTB
  - TRISB ile ayarlanır
  - Weak-Pull Up desteği
  - TTL tipi
  - ► Harici kesme (RB0 (DK,YK) ve RB4-RB7) desteği

# Portlar

- PortC
  - TRISC ile yönetilir
  - Schimit Trigger tipi sinyal tanımlama
  - Seri haberleşme desteği
- PORTD
  - PORTE ile birlikte paralel haberleşme desteği
- PORTE
  - ► I/O ve paralel haberleşme desteği