

CSE 331 – COMPUTER ORGANIZATION HOMEWORK 2 REPORT

Name – Surname : Furkan OZEV

Number : 161044036

REQUESTED:


In this project, we are asked to design the same ALU as in the course notes. This ALU must support AND, OR, ADD, SUBTRACT and SET ON LESS THAN operations.

MODULES:

First of all, I designed the mux module which is necessary for selection in 1 bit ALU. I need a 4x1 mux module. Firstly, I designed a 2x1 mux module to use when designing 4x1 mux module.


1.) Mux_2:

This module is 2x1 MUX module. It takes 2 bits as input and 1 bit as select bits. Selects one of the input bits according to the select bit as output bit. In this module 2 AND, 1 OR, 1 NOT gates is used. The design is as follows:



2.) Mux_4:


This module is 4x1 MUX module. It takes 4 bits as input and 2 bit as select bits. Selects one of the input bits according to the select bits as output bit. In this module 3 2x1 MUX modules is used. The design is as follows:



Then, I designed the xor module which is necessary in 1 bit ALU.


3.) Xor_:

This module is XOR module. It takes 2 bits as input. After logic operations, xor result is given as output bit. In this module 2 AND, 1 OR, 1 NOT gates is used. The design is as follows:



4.) Alu_1:


This module is 1 bit ALU module. This module is designed as given in the homework's pdf. This module takes 2 bits (as a and b), 3 bit opcode, carry bit, less bit as input. According to the opcode, the necessary logical operations are applied to these 2 bits (a and b) and result bit and carry bit are given as output. In this module 3 OR, 4 AND, 2 NOT gates is used. Also, in this module XOR_module and MUX_4 module is used. This picture contains the names I used for the gates in the module. The design is as follows:




I needed a separate module for the set less than operation. For slt operation, we can find the result by giving the set bit of 32. bit as the less bit of the first bit. I needed this module to find the set bit of bit 32.

5.) Set_alu_1:


This module is 1 bit MSB ALU module. It will only be used for 32. bit. This module is designed as given in the lecture's slide. This module takes 2 bits (as a and b), 3 bit opcode, carry bit, less bit as input. According to the opcode, the necessary logical operations are applied to these 2 bits (a and b) and result bit, carry bit, SET bit are given as output. In this module 3 OR, 4 AND, 2 NOT gates is used. Also, in this module 2 XOR_module and MUX_4 module is used. This picture contains the names I used for the gates in the module. The design is as follows:



2.) Mux_4:



3.) Xor_:



4.) Alu_1:

