
CSE 331 – COMPUTER ORGANIZATION HOMEWORK 2 REPORT

Name - Surname : Furkan OZEV

Number: 161044036

DATAPATH:



CYCLE AND MODULES:

- 1. Clock is triggered by the program counter.
- 2. The mips_instr_mem module reads the instruction shown by the program counter from the file.
- 3. This instruction, which is read from the file, is divided into certain parts with the help of inst_parser module. These are: opcode [31:26], rs [26:22], rt [21:16], immediate [15: 0].
- 4. mips_registers module can read or modify the data of the corresponding registers from the register file. This module reads each time independently of the clock. Write to the register array is done in clock posedge and write to file is in clock negedge.
- 5. The control_unit module allows the selection of control or selection signals in the data path. This module takes the instruction's opcode and processes it and generates the signals.
 - a.) MemRead: If this signal is set to 1, it indicates that the memory needs to be read.
 - ⇒ opcode[3]
 - b.) MemWrite: If this signal is set to 1, it indicates that the memory needs to be write.
 - ⇒ opcode[5].opcode[3]

- c.) RegWrite: If this signal is set to 1, it indicates that the register needs to be write.
- d.) Sign: The instructions must be extended in 2 different ways to operate. If the signal is set to 1, sign extend is used, and if the signal is 0, zero extend is used.
 - ⇒ (opcode[1]+ opcode[2]+ opcode[3]). opcode[5]
- e.) SignData[1:0]: The data to be written to register can be 4 different ways. Therefore, these signals will be used as selection bits of 4 mux.
- 6. It is sent to the immediate ALU with the value read from rs register. In ALU these 2 values are added.
- 7. The memory module can read or modify data from memory according to the corresponding signals.
- 8. When the cycle is finished, the program counter is increased by 1 to move to the next instruction.

SOME INFORMATIONS:

- 1. This was done so that the processor would work correctly within the given 9 instruction types.
- 2. Testbenches were prepared for each module and their tests were completed successfully.
- 3. Register.mem was used for register, data.txt was used for memory, instruction.mem was used for instruction. You can add the instructions or data you want to try to the file.
- 4. Since there are 256 data in the file, a maximum of 255 addresses can be used in memory. You should pay attention to this when running the instructions or replace the memory file with a larger file.
- 5. Running testbenches can cause memory and register files to change. Each study can produce different results. In such cases you can replace the original files in the folder.

TEST BENCHS:

Testbenches of all modules used were prepared. You can access the test of modules that have not been visualized using Modelsim.

Control Unit:

```
# opcode= 100000, RegWrite= 1, MemRead= 1, MemWrite= 0, Sign= 0, SignData= 01
# opcode= 100100, RegWrite= 1, MemRead= 1, MemWrite= 0, Sign= 1, SignData= 01
# opcode= 100001, RegWrite= 1, MemRead= 1, MemWrite= 0, Sign= 0, SignData= 10
# opcode= 100101, RegWrite= 1, MemRead= 1, MemWrite= 0, Sign= 1, SignData= 10
# opcode= 100011, RegWrite= 1, MemRead= 1, MemWrite= 0, Sign= 1, SignData= 11
# opcode= 001111, RegWrite= 1, MemRead= 0, MemWrite= 0, Sign= 0, SignData= 00
# opcode= 101000, RegWrite= 0, MemRead= 0, MemWrite= 1, Sign= 1, SignData= 00
# opcode= 101001, RegWrite= 0, MemRead= 0, MemWrite= 1, Sign= 1, SignData= 00
# opcode= 101011, RegWrite= 0, MemRead= 0, MemWrite= 1, Sign= 1, SignData= 00
```

Instruction Memory:

```
# time = 0, program counter = 0, instruction = 1000110001000010000000000011100
# time = 50, program counter = 1, instruction = 1000110001000010000000000011100
# time = 150, program counter = 2, instruction = 100011000100001000000000011100
# time = 200, program counter = 4, instruction = 1000110001000010000000000011100
# time = 250, program counter = 9, instruction = 1000110001000010000000000011100
```

Reads the instruction shown by the program counter.

Instruction Parser:

Sign Extend:

Zero Extend:

```
# time = 0, value=1010110110011010, extendValue=00000000000000010110110110011010
# time = 20, value=0010010110011010, extendValue=000000000000000000001011110111010
# time = 40, value=1010111110111010, extendValue=0000000000000000010111110111010
# time = 60, value=0110011110111010, extendValue=00000000000000000110011110111010
```

Zero Extend 8 Bit:

Zero Extend Immediate:

Mips Register:

In this image, register rs on the left and register rt on the right. If Clock 1 and write signal 1, rs value is written to rt register.

Mips Memory:

```
time = 0, address = 00000000000000000000000001011110, write data = 10100101010101010101011011111110
opcode = 100000, sign memory read = 1, sign memory write = 0,
Read Data = 00000000000000000000000000011110
opcode = 101000, sign memory read = 1, sign memory write = 0,
opcode = 101000, sign memory read = 0, sign memory write = 1,
opcode = 101000, sign memory read = 1, sign memory write = 0,
Read Data = 000000000000000000000000010111010
time = 200, address = 000000000000000000000000010111, write data = 0000010101010001011100100100101
opcode = 101001, sign memory read = 1, sign memory write = 0,
Read Data = 000000000000000000000000000010111
opcode = 101001, sign memory read = 0, sign memory write = 1,
Read Data = 000000000000000000000000000010111
time = 300, address = 0000000000000000000000000110111, write data = 0000010101010001011100100100101
opcode = 101001, sign memory read = 1, sign memory write = 0,
Read Data = 000000000000000011100100100101
time = 350, address = 000000000000000000000000000011110, write data = 0000010101010001011100100100101
opcode = 101011, sign memory read = 1, sign memory write = 0,
Read Data = 000000000000000000000000000011110
opcode = 101011, sign memory read = 0, sign memory write = 1,
Read Data = 00000000000000000000000000011110
time = 450, address = 000000000000000000000000001110, write data = 000001010101001011100100100101
opcode = 101011, sign memory read = 1, sign memory write = 0,
Read Data = 0000010101010001011100100100101
opcode = 100001, sign memory read = 1, sign memory write = 0,
```

If the read signal is 1, it reads the data at the given memory address. If the write signal is 1, the data to be written is written to the given memory address.

Mips Processor:

Instruction File:

```
100011000100001000000000000011100
100011010010111000000000000001100
100100001110101000000000000010100
100100010011001000000000000001010
100001101000100100000000000010001
100001100101110100000000000011100
100101011111011100000000000101001
100101111010111000000000001011011
001111010100101101001111010010010
00111101011000001010001000100101
10001110011111110000000010011111
10001110101110000000000010000010
101000011010101000000000000011011
10100011001111100000000010011011
101001010010101100000000001001010
10100110010010010000000010101100
101011011110000000000000000101111
101011100100110000000000000011100
```

```
PC: 1. instruction: 1000110001000010000000000011100
opcode: 100011, rs: 00010, rt: 00010, immediate: 000000000011100
sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, sig_sign: 1, sig_data: 11, clock: 0

Memory: read_data: 00000000000000000000000000011110, address: 00000000000000000000011110, write_data: 0000000000000000000000011110
PC: 1, instruction: 10001100010000100000000000011100
PC: 2, instruction: 10001101001011100000000000001100
2, instruction: 10001101001011100000000000001100
PC: 3, instruction: 10010000111010100000000000010100
Opcode: 100100, rs: 00111, rt: 01010, immediate: 000000000010100
sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, sig_sign: 1, sig_data: 01, clock: 0
Memory: read_data: 0000000000000000000000000001011, address: 00000000000000000000001111, write_data: 00000000000000000000000001111
PC: 3, instruction: 1001000011101101000000000000010100

opcode: 100100, rs: 00111, rt: 01010, immediate: 000000000010100

sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, sig_sign: 1, sig_data: 01, clock: 1

Memory: read_data: 0000000000000000000000000001011, address: 00000000000000000000001011, write_data: 0000000000000000000000001011

Register: read_data_1: 000000000000000000000000111, read_data_2: 000000000000000000000000000111, write_data: 000000000000000000000000001111
PC: 4, instruction: 10010001001100100000000000001010
opcode: 100100, rs: 01001, rt: 10010, immediate: 000000000001010
sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, sig_sign: 1, sig_data: 01, clock: 0
Memory: read_data: 000000000000000000000000001010, address: 000000000000000000001111010, write_data: 0000000000000000000000011010
PC: 4. instruction: 10010001001100100000000000001010
  de: 100100, rs: 01001, rt: 10010, immediate: 0000000000001010
PC: 5. instruction: 1000011010001001000000000000010001
PC: 6, instruction: 1000011001011101000000000011100
PC: 6, instruction: 10000110010111010000000000011100
PC: 7, instruction: 10010101111101110000000000101001
PC: 7, instruction: 10010101111101110000000000101001
PC: 8, instruction: 10010111101011100000000001011011
PC: 8, instruction: 10010111101011100000000001011011
```

```
PC: 9, instruction: 00111101010010110100111010010010
PC: 9, instruction: 00111101010010110100111010010010
opcode: 001111, rs: 01010, rt: 01011, immediate: 0100111010010010
sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, sig_sign: 0, sig_data: 00, clock: 1
           000000000000000000000000000001, address: 0000000000000000010011101010101, write data: 010011101001001000000000000000
  rv: read data: 000
PC: 10, instruction: 001111010110000010100010001001
Register: read data 1: 010011101001001000000000000000, read data 2: 0000000000000000000000, write data: 10100010010101000000000000000
PC: 10, instruction: 00111101011000001010001000100101
PC: 11, instruction: 100011100111111110000000010011111
PC: 11, instruction: 10001110011111111000000010011111 opcode: 100011, rs: 10011, rt: 11111, immediate: 0000000010011111
PC: 12, instruction: 100011101011100000000000010000010
opcode: 100011, rs: 10101, rt: 11000, immediate: 0000000010000010
PC: 13, instruction: 10100001101010100000000000011011
PC: 13, instruction: 10100001101010100000000000011011
opcode: 101000, rs: 01101, rt: 01010, immediate: 000000000010111
sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, sig_sign: 1, sig_data: 00, clock: 1
Memory: read_data: 000000000000000000000000001011, address: 000000000000000000000100100, write_data: 00000000000110110000000000000
PC: 14, instruction: 10100011001111100000000010011011
opcode: 101000, rs: 11001, rt: 11110, immediate: 000000010011011
sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, sig_sign: 1, sig_data: 00, clock: 1
Memory: read_data: 000000000000000000000000001111, address: 00000000000000000001111000, write_data: 000000001011010000000000000000
PC: 15. instruction: 101001010010101100000000001001010
PC: 15, instruction: 101001010010101100000000001001010
PC: 16, instruction: 10100110010010010000000010101100
opcode: 101001, rs: 10010, rt: 01001, immediate: 000000001010100
sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, sig_sign: 1, sig_data: 00, clock: 0
Memory: read_data: 0000000000000000000000000000111, address: 00000000000000000001100110, write_data: 00000000110110000000000000000
PC: 16. instruction: 10100110010010010000000010101100
opcode: 101001, rs: 10010, rt: 01001, immediate: 0000000010101100
```

You can check the files to see if the tests and the processor are working correctly. For example, when a load instruction is executed, you will see that the data changes as requested in the instruction by looking at the corresponding address in the register file or the corresponding address in the memory file when the store instructions are running.

Analyze 1:

This is load byte instruction.

Firstly look at opcode, rs, rt, immediate value. Also, signal.

Clock = 0, Look at register for data

In memory, read_data_1 and immediate data were added according to the rule set by the instruction. Memory read_data is also shown.

Data: 00000000000000000000000000011110

Clock = 1,

Data from memory is written to rt address in register via mux according to related signals.

! For this test, rt and rs addres are same.

Analyze 2:

This is load upper immediate instruction.

Firstly look at opcode, rs, rt, immediate value. Also, signal.

Clock = 0, Look at register for data

Rs content(read data 1): 00000000000000000000000011011

Clock = 1,

Immediate data is extended 16 bits to the right. Then this data reaches the mux and reaches the write data section of the register by the signal coming from the control.

Write data is written to the rt register.

Analyze 3:

This is store by instruction.

Firstly look at opcode, rs, rt, immediate value. Also, signal.

Clock = 0, Look at register for data

Rs content(read data 1): 00000000000000000000000011001

Rt content(read data 2): 000000000000000000000000011110

Immediate Data: 000000010011011

[R[rs]+SignExtendImmediate] (memory address): 0000000000000000000000010110100

Clock = 1,

It collects Rs and immediate data according to the rule of instruction. This data specifies the memory address. Writes the data of the Rt register to this memory address.

data_mem[address] <= rt_data[7:0];

 $data_mem[address]: 000000000000000000000000011110$

Finally instruction Result:

M[R[rs]+SignExtendImmediate]: 000000000000000000000000011110

To fully understand the test, see the values of the corresponding addresses in the files. It is better if you look at the changed version again after the test.