

1. Description

1.1. Project

Project Name	polyphony
Board Name	custom
Generated with:	STM32CubeMX 6.3.0
Date	08/26/2021


1.2. MCU

MCU Series	STM32H7
MCU Line	STM32H7A3/7B3
MCU name	STM32H7A3ZITxQ
MCU Package	LQFP144
MCU Pin number	144

1.3. Core(s) information

Core(s)	Arm Cortex-M7

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VSS	Power		
7	VDD	Power		
8	VBAT	Power		
9	PC13 *	I/O	GPIO_Input	B1 (User Button)
12	VSS	Power		
13	VDD	Power		
14	VSSSMPS	Power		
15	VLXSMPS	Power		
16	VDDSMPS	Power		
17	VFBSMPS	Power		
18	VSS	Power		
19	VDD	Power		
27	NRST	Reset		
32	VDD	Power		
33	VSS	Power		
34	VSSA	Power		
36	VDDA	Power		
37	PA0	I/O	UART4_TX	
38	PA1	I/O	UART4_RX	
41	VSS	Power		
42	VDD	Power		
43	PA4	I/O	DAC1_OUT1	
44	PA5	I/O	DAC1_OUT2	
45	PA6	I/O	DAC2_OUT1	
55	VSS	Power		
56	VDD	Power		
63	PE13 *	I/O	GPIO_Output	Gate #1
64	PE14 *	I/O	GPIO_Output	Gate #2
65	PE15 *	I/O	GPIO_Output	Gate #3
68	VCAP	Power		
69	VSS	Power		
70	VDDLDO	Power		
71	VDD	Power		
79	VDD	Power		
80	VSS	Power		
89	VSS	Power		

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
90	VDD50_USB	Power		
91	VDD33_USB	Power		
92	VDD	Power		
102	PA13	I/O	DEBUG_JTMS-SWDIO	
103	VCAP	Power		
104	VSS	Power		
105	VDDLDO	Power		
106	VDD	Power		
107	PA14	I/O	DEBUG_JTCK-SWCLK	
118	VSS	Power		
119	VDDMMC	Power		
128	VSS	Power		
129	VDD	Power		
135	воото	Boot		
140	VCAP	Power		
141	VSS	Power		
142	PDR_ON	Reset		
143	VDDLDO	Power		
144	VDD	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



Page 5

5. Software Project

5.1. Project Settings

Name	Value
Project Name	polyphony
Project Folder	C:\Users\furkle\STM32CubeIDE\workspace_1.6.1\polyphony
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_H7 V1.9.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_UART4_Init	UART4
5	MX_DAC1_Init	DAC1
6	MX_TIM16_Init	TIM16
7	MX_DAC2_Init	DAC2

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32H7
Line	STM32H7A3/7B3
мси	STM32H7A3ZITxQ
Datasheet	DS13139_Rev0

6.2. Parameter Selection

Temperature	25
Vdd	3.0

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	VOS0	SVOS5
SRDomain	DRUN	DSTOP
<u>n/a</u>	SRDRUN	SRDSTOP
Fetch Type	ITCM/DTCM/Cache	NA
CPU Frequency	280 MHz	64 MHz
Clock Configuration	HSE PLL	HSI Flash-ON
Clock Source Frequency	16 MHz	64 MHz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	69.92 mA	263.82 µA
Duration	0.1 ms	0.9 ms
DMIPS	599.0	0.0
Ta Max	115.77	124.97
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	7.23 mA
Battery Life	19 days, 14 hours	Average DMIPS	599.2 DMIPS

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. DAC1

OUT1 connected to: both external pin and on chip analog peripherals OUT2 connected to: both external pin and on chip analog peripherals

7.1.1. Parameter Settings:

DAC Out1 Settings:

Mode selected Normal Mode
Output Buffer Enable
Trigger None

User Trimming Factory trimming
On chip peripheral(s) not yet connected

DAC Out2 Settings:

Mode selectedNormal ModeOutput BufferEnableTriggerNone

User Trimming Factory trimming
On chip peripheral(s) not yet connected

7.2. DAC2

OUT1 connected to: both external pin and on chip analog peripherals

7.2.1. Parameter Settings:

DAC Out1 Settings:

Mode selected Normal Mode
Output Buffer Enable
Trigger None

User Trimming Factory trimming
On chip peripheral(s) not yet connected

7.3. DEBUG

Debug: Serial Wire

7.4. RCC

7.4.1. Parameter Settings:

Power Parameters:

SupplySource PWR_DIRECT_SMPS_SUPPLY
Power Regulator Voltage Scale Power Regulator Voltage Scale 3

RCC Parameters:

TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000
CSI Calibration Value 16
HSI Calibration Value 32

System Parameters:

VDD voltage (V) 3.3

Flash Latency(WS) 2 WS (3 CPU cycle)

7.5. SYS

Timebase Source: SysTick

7.6. TIM16

mode: Activated

7.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 7999 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 100 *

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

7.7. UART4

Mode: Asynchronous

7.7.1. Parameter Settings:

Basic Parameters:

Baud Rate 31250 *

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive Only *

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1

Fifo Mode FIFO mode disable

Txfifo Threshold 1 eighth full configuration

Rxfifo Threshold 1 eighth full configuration

Advanced Features:

Auto Baudrate Disable Disable TX Pin Active Level Inversion RX Pin Active Level Inversion Disable Data Inversion Disable Disable TX and RX Pins Swapping Overrun Enable DMA on RX Error Enable MSB First Disable

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
DAC1	PA4	DAC1_OUT1	Analog mode	No pull-up and no pull-down	n/a	
	PA5	DAC1_OUT2	Analog mode	No pull-up and no pull-down	n/a	
DAC2	PA6	DAC2_OUT1	Analog mode	No pull-up and no pull-down	n/a	
DEBUG	PA13	DEBUG_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	DEBUG_JTCK- SWCLK	n/a	n/a	n/a	
UART4	PA0	UART4_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	UART4_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
GPIO	PC13	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	B1 (User Button)
	PE13	GPIO_Output	Output Push Pull	Pull-down *	Low	Gate #1
	PE14	GPIO_Output	Output Push Pull	Pull-down *	Low	Gate #2
	PE15	GPIO_Output	Output Push Pull	Pull-down *	Low	Gate #3

8.2. DMA configuration

DMA request	Stream	Direction	Priority
UART4_RX	DMA1_Stream0	Peripheral To Memory	Low

UART4_RX: DMA1_Stream0 DMA request Settings:

Mode: Circular *
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

8.3. BDMA1 configuration

nothing configured in DMA service

8.4. BDMA2 configuration

nothing configured in DMA service

8.5. MDMA configuration

nothing configured in DMA service

8.6. NVIC configuration

8.6.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
DMA1 stream0 global interrupt	true	0	0	
UART4 global interrupt	true	0	0	
TIM16 global interrupt	true	0	0	
PVD and PVM interrupts through EXTI line	unused			
Flash global interrupt	unused			
RCC global interrupt	unused			
TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts	unused			
FPU global interrupt	unused			
HSEM1 global interrupt	unused			
DAC2 global interrupt	unused			
ECC diagnostic Global Interrupt	unused			

8.6.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
DMA1 stream0 global interrupt	false	true	true
UART4 global interrupt	false	true	true
TIM16 global interrupt	false	true	true


polyphony Proje	ect
Configuration Rep	ort

* User modified value

9. System Views

9.1. Category view

9.1.1. Current



10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00674683.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00463927.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00237416.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00598144.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00151811.pdf

Application note http://www.st.com/resource/en/application_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application_note/DM00226326.pdf

Application note http://www.st.com/resource/en/application_note/DM00236305.pdf

Application note http://www.st.com/resource/en/application_note/DM00257177.pdf

Application note http://www.st.com/resource/en/application_note/DM00272912.pdf

Application note http://www.st.com/resource/en/application_note/DM00272913.pdf

Application note http://www.st.com/resource/en/application_note/DM00287603.pdf

Application note http://www.st.com/resource/en/application_note/DM00315319.pdf

Application note http://www.st.com/resource/en/application_note/DM00327191.pdf http://www.st.com/resource/en/application_note/DM00354244.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00354333.pdf Application note http://www.st.com/resource/en/application_note/DM00356635.pdf http://www.st.com/resource/en/application_note/DM00380469.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00393275.pdf http://www.st.com/resource/en/application note/DM00395696.pdf Application note Application note http://www.st.com/resource/en/application note/DM00407776.pdf Application note http://www.st.com/resource/en/application note/DM00431633.pdf Application note http://www.st.com/resource/en/application note/DM00493651.pdf Application note http://www.st.com/resource/en/application_note/DM00525510.pdf Application note http://www.st.com/resource/en/application_note/DM00535045.pdf Application note http://www.st.com/resource/en/application_note/DM00536349.pdf Application note http://www.st.com/resource/en/application_note/DM00600614.pdf http://www.st.com/resource/en/application_note/DM00606249.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00623136.pdf Application note http://www.st.com/resource/en/application_note/DM00625700.pdf Application note http://www.st.com/resource/en/application note/DM00660346.pdf Application note http://www.st.com/resource/en/application_note/DM00725181.pdf