
4 bit Register




Positive edge triggered: ∫ → triggers working of D FF.

} → remains at present state / Saves Info when falling edge comes.

Serial in Serial out left Shift Register:


↳ Shifts the contents

one bit input / one bit output




Serial in parallel out

one bit input, we get parallel outputs




Parallel input and
Serial output (1 Bit



Parallel input and parallel output

OR



Serial In Serial out left Shift Register:

note:- A register use a single internal clock system

