CLK_BUF S45 BUF CLK_BUF2

L14 INV
K13 INV   K12 INV
CLK_BUF

RES
P31   P30 AND_2
NAND_8
CYCLERES
AB86 INV   CYCLERES

PIN_NRES
CLK_BUF
R131 DFF   CLK D Q Q
R130 NAND_2
R129 INV   RES

P37B NAND_8   P37A XNOR_2   P36 NAND_2   P35 DFFN CLK D Q Q   CLKDIV384

VCC

P38A NAND_6   P38B XNOR_2   P39 NAND_2   P40 DFFN CLK D Q Q   CLKDIV192

P32A NAND_6   P32B XNOR_2   P33 NAND_2   P34 DFFN CLK D Q Q

VCC

M14 NAND_4   M13 XNOR_2   M12 NAND_2   M10 DFFN CLK D Q Q

R41 NAND_3   R42 XNOR_2   R43 NAND_2   R44 DFFN CLK D Q Q

R34B NAND_2   R34A XNOR_2   R33 NAND_2   R32 DFFN CLK D Q Q   CLKDIV12

R47 XOR_2   R48 NAND_2   R49 DFFN CLK D Q Q

RES
R51 XOR_2   R52 NAND_2   R53 DFFN CLK D Q Q

Divide by 3

R45 AND_3   R46 DFFN CLK D Q Q   R50 NAND_2   S36 INV

TITLE:
Konami 054539
CLOCK DIV LOW
BY: Sean Gonsalves   REV: @REV
DATE:
10/29/2025
PAGE:
1/53

CLKDIV2D_2

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_3
D72 NAND_4
D71 CLK D Q Q̄ DFF → TRIGA

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_5
D74 NAND_4
D73 CLK D Q Q̄ DFF → TRIGJ

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_3
E63 NAND_4
E64 CLK D Q Q̄ DFF → TRIGC
D8 AND_2 → D8

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_5
E59 NAND_4
E60 CLK D Q Q̄ DFF → TRIGE

CLKDIV32D
CLKDIV16D_3
CLKDIV8D_3
CLKDIV4D_5
D75 NAND_4
D76 CLK D Q Q̄ DFF → TRIGB

CLKDIV32D_3
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_5
D68 NAND_4
D67 CLK D Q Q̄ DFF
D9 AND_2 → D8_2

CLKDIV32D_3
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_3
D60 NAND_4
D59 CLK D Q Q̄ DFF → TRIGD

CLKDIV32D_3
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_5
E50 NAND_4
E49 CLK D Q Q̄ DFF → TRIGF

CLKDIV32D_3
CLKDIV4D_5
D69 AND_2
D70 CLK D Q Q̄ DFF → TRIGG

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_5
E56 NAND_4
E55 AND_2
E54 CLK D Q Q̄ DFF
CLKDIV4_BUF
F63 XOR_2 → TRIGH

CLKDIV32D
CLKDIV16D_3
CLKDIV4D_3
CLKDIV8D_3
E57 NAND_4

D96 INV
D87 INV   D86 INV → TRIGC_BUF2
TRIGC

D93 INV
D92 BUF   D97 INV   D98 INV → TRIGC_BUF
TRIGC

A114 INV
A115 INV   A116 INV → TRIGB_BUF2
TRIGB

C93 INV
C91 INV   C90 INV → TRIGB_BUF
TRIGB

CLKDIV2D_2
N42 BUF
CLKDIV4D_2
N43 NAND_2 → N43

CLK_BUF
N41 CLK D Q Q̄ DFF → IRAM_INT
N44 INV   N70 INV → IRAM_INT

CLK_BUF
F118 NOR_2 → F118
H58 A B X0 X1 X2 X3 DEC2
CLKDIV16D_4
CLKDIV32D_4
J70 NOR_2 → J70
H57 NOR_2 → H57
H61B NOR_2
H61A NAND_4 → H61A
    842
H61A 010

CLKDIV8D_2 H59 INV
CLKDIV4D_4 H63 INV   H62 INV
CLKDIV2D_3 H60 INV

CLKDIV8D_2 A124 INV   H57
CLKDIV4D_4 A123 INV   A118 INV
CLKDIV2D_3 A120 INV   A121 INV
    842
A117 010
A122 001
A119 000
A117A NAND_4 → TRIGP14
A122 NAND_4   B77 BUF → TRIGP13
A119 NAND_4   A117B BUF → TRIGP12

CLKDIV8D_2 K47 INV   K44 INV   J70
CLKDIV4D_4 K45 INV   K48 INV
CLKDIV2D_3 K46 INV   J66 INV
    842
J63 000
K49 001
J64 010
J62 100
K50 101
J65 110
J63 NAND_4   J72 BUF → TRIGP6
K49 NAND_4 → TRIGP7
J64 NAND_4 → TRIGP8   L9 INV → TRIGP9
J62 NAND_4   K54 BUF   K2 INV   K1 INV
K50 NAND_4 → TRIGP10
J65 NAND_4   B74 BUF → TRIGP11

CLKDIV8D_2 H98 INV   F123 INV   F118
CLKDIV4D_4 H99 INV   J107 INV
CLKDIV2D_3 A126 INV   N139 INV
    842
N149 000
N152 001
N145 010
N146 100
M93 101
N144 110
N149 NAND_4 → TRIGP0
N152 NAND_4 → TRIGP1
N145 NAND_4 → TRIGP2
N146 NAND_4 → TRIGP3
M93 NAND_4 → TRIGP4
N144 NAND_4   N147 BUF → TRIGP5

TITLE: Konami 054539 TRIGGERS
DATE: 10/29/2025
PAGE: 3/53
BY: Sean Gonsalves   REV: @REV

PIN_AB09

R7 INV
R10 INV

P13 INV

P14 BUF
IRAM_INT
P16 INV
P15 INV

P141 INV
PIN_AB00
P142 INV

P29 INV
PIN_AB00
P28 INV

P133 MUX21ND
RAM_A_DOUT
RAM_B_DOUT
A B S S̄ Z

P2 CLK D Q̄ DFFNNQ

N2 MUX21ND
CH7_ACTIVE
PIN_RD07_IN
A B S S̄ Z

R9 MUX21ND
A B S S̄ Z
PIN_DB7_OUT

P132 MUX21ND
RAM_A_DOUT
RAM_B_DOUT

P3 CLK D Q̄ DFFNNQ

R8 MUX21ND
PIN_DB6_OUT

N13 MUX21ND
CH6_ACTIVE
PIN_RD06_IN

P131 MUX21ND
RAM_A_DOUT
RAM_B_DOUT

P4 CLK D Q̄ DFFNNQ

R12 MUX21ND
PIN_DB5_OUT

N12 MUX21ND
CH5_ACTIVE
PIN_RD05_IN

P130 MUX21ND
RAM_A_DOUT
RAM_B_DOUT

P5 CLK D Q̄ DFFNNQ

R11 MUX21ND
PIN_DB4_OUT

N11 MUX21ND
CH4_ACTIVE
PIN_RD04_IN

P137 MUX21ND
RAM_A_DOUT
RAM_B_DOUT

P6 CLK D Q̄ DFFNNQ

R16 MUX21ND
PIN_DB3_OUT

N17 MUX21ND
CH3_ACTIVE
PIN_RD03_IN

P136 MUX21ND
RAM_A_DOUT
RAM_B_DOUT

P9 CLK D Q̄ DFFNNQ

R15 MUX21ND
PIN_DB2_OUT

N16 MUX21ND
CH2_ACTIVE
PIN_RD02_IN

P135 MUX21ND
RAM_A_DOUT
RAM_B_DOUT

P10 CLK D Q̄ DFFNNQ

R14 MUX21ND
PIN_DB1_OUT

N15 MUX21ND
CH1_ACTIVE
PIN_RD01_IN

P134 MUX21ND
RAM_A_DOUT
RAM_B_DOUT

P11 CLK D Q̄ DFFNNQ

R13 MUX21ND
PIN_DB0_OUT

N14 MUX21ND
CH0_ACTIVE
PIN_RD00_IN

R91 INV
PIN_DB7_IN_BUF → PIN_DB7_IN_INV
AC53 INV
PIN_DB7_IN_BUF → PIN_DB7_IN_INV2
J46 BUF
PIN_DB7_IN → PIN_DB7_IN_BUF

R95 INV
PIN_DB6_IN_BUF → PIN_DB6_IN_INV
AC54 INV
PIN_DB6_IN_BUF → PIN_DB6_IN_INV2
R3 BUF
PIN_DB6_IN → PIN_DB6_IN_BUF

R94 INV
PIN_DB5_IN_BUF → PIN_DB5_IN_INV
AC57 INV
PIN_DB5_IN_BUF → PIN_DB5_IN_INV2
S24 BUF
PIN_DB5_IN → PIN_DB5_IN_BUF

R93 INV
PIN_DB4_IN_BUF → PIN_DB4_IN_INV
AC56 INV
PIN_DB4_IN_BUF → PIN_DB4_IN_INV2
S23 BUF
PIN_DB4_IN → PIN_DB4_IN_BUF

R90 INV
PIN_DB3_IN_BUF → PIN_DB3_IN_INV
AC60 INV
PIN_DB3_IN_BUF → PIN_DB3_IN_INV2
S18 BUF
PIN_DB3_IN → PIN_DB3_IN_BUF

R92 INV
PIN_DB2_IN_BUF → PIN_DB2_IN_INV
AC55 INV
PIN_DB2_IN_BUF → PIN_DB2_IN_INV2
S22 BUF
PIN_DB2_IN → PIN_DB2_IN_BUF

R96 INV
PIN_DB1_IN_BUF → PIN_DB1_IN_INV
AC67 INV
PIN_DB1_IN_BUF → PIN_DB1_IN_INV2
S21 BUF
PIN_DB1_IN → PIN_DB1_IN_BUF

S88 INV
PIN_DB0_IN_BUF → PIN_DB0_IN_INV
AC61 INV
PIN_DB0_IN_BUF → PIN_DB0_IN_INV2
S9 BUF
PIN_DB0_IN → PIN_DB0_IN_BUF

P18 INV
PIN_DB5_IN_BUF → PIN_DB5_IN_INV3
R23 INV
PIN_DB4_IN_BUF → PIN_DB4_IN_INV3
P19 INV
PIN_DB2_IN_BUF → PIN_DB2_IN_INV3
V26 INV
PIN_DB0_IN_BUF → PIN_DB0_IN_INV3

S86 OR_2
PIN_NCS
PIN_NRD
→ PIN_DB_DIR

TITLE:
Konami 054539
CPU DATA
BY: Sean Gonsalves   REV: @REV

DATE:
10/29/2025
PAGE:
4/53

CLKDIV512T
A113 INV
A112 BUF

N82 BUF
CLKDIV16
P90 NAND_2
VCC
ROMA_A4
MUX_ACTIVE
P89B NAND_6

P85 BUF
CLKDIV8
ROMA_A4
ROMA_A3
P84A NAND_2
P84B NAND_3

P83 BUF
CLKDIV4

P89A OR_2
P88 NAND_2
CLK_BUF
P87 DFF CLK D Q Q̄

Internal RAM write pulse gen
From internal source
REG22F_D7
P86 NOR_2

ROMA_A5
P91 DFF CLK D Q Q̄

Internal RAM write pulse gen
From CPU access source

VCC
P72 DFFR CLK D R Q Q̄
N43
P67
P73 NOR_3 CLK_BUF
P74 DFFR CLK D R Q Q̄
CPU_WR_IRAM

IRAM_INT

N45 AND_2

N46 MUX21N A B S Z
M37
S8
N47 AOI
N48 INV
RAMA_WR

Sub-clk pulse gen ?

PIN_AB00
P75A NOR_2
P75B MUX21N A B S Z
P76 AOI
P77 INV
RAMB_WR

L13 INV
K10 INV
K11 INV
CLK_BUF

N43
P70 INV
P55 INV
AA52 INV

Select between CPU or internal access

ROMA_D0
PIN_AB01
AA82 MUX21ND A B S S̄ Z
AA79 BUF
AA83 DFFQ CLK D Q
AA54 INV
RAM_A0

ROMA_D1
PIN_AB02
Z45 MUX21ND A B S S̄ Z
AA76 BUF
Z46 DFFQ CLK D Q
AA56 INV
RAM_A1

ROMA_D2
PIN_AB03
Z40 MUX21ND A B S S̄ Z
AA73 BUF
Z41 DFFQ CLK D Q
AA57 INV
RAM_A2

ROMA_D3
PIN_AB04
Z42 MUX21ND A B S S̄ Z
AA71 BUF
Z43 DFFQ CLK D Q
AA61 INV
RAM_A3

ROMA_D4
PIN_AB05
Z32 MUX21ND A B S S̄ Z
AA66 BUF
Z31 DFFQ CLK D Q
AA51 INV
RAM_A4

ROMA_D5
PIN_AB06
Z33 MUX21ND A B S S̄ Z
AA69 BUF
Z34 DFFQ CLK D Q
AA59 INV
RAM_A5

ROMA_D6
PIN_AB07
Z35 MUX21ND A B S S̄ Z
AA68 BUF
Z36 DFFQ CLK D Q
AA62 INV
RAM_A6

CLKDIV2D_3
CLKDIV4D_2
P59 DEC2 A B X0 X1 X2 X3
P60 NOR_2
P62 NOR_4
P66 OR_2
P67 AND_2
P67

PIN_DTS1
PIN_DTS2
P61 DEC2 A B X0 X1 X2 X3
P64 NOR_2
P65 NOR_2
P63 NOR_2

PIN_AB09
PIN_NCS
R79 OR_2
PIN_NWR
R86 NOR_2
R84 OR_2
CPU_WR_IRAM
CPU_IRAM

PIN_NRD
R85 NOR_2

R83_NQ
R82 OR_2
PIN_WAIT

CPU_IRAM
TESTREG2_D5
VCC
CLK_BUF
P69 DFFSR D SET RESET CLK Q Q̄

P67
CPU_IRAM
VCC
CLK_BUF
R83 DFFSR D SET RESET CLK Q Q̄
R83_NQ

CPU_REGS
R74 INV
R72 AND_2
PIN_DTAC

TITLE:
Konami 054539
RAM A DATA
BY: Sean Gonsalves   REV: @REV
DATE:
10/29/2025
PAGE:
6/53

TITLE:
Konami 054539
RAM B DATA
BY: Sean Gonsalves   REV: @REV

DATE:
10/29/2025
PAGE:
7/53

TITLE:
Konami 054539
CH START/LOOP ADDR
DATE: 10/29/2025
PAGE: 8/53
BY: Sean Gonsalves   REV: @REV

Top-left control logic:

- TESTEN → Y107 (INV) → T127 (NAND_2)
- REG22F_D4 → T120 (INV)
- T131 (NAND_2), CLKDIV512D_3 → T130 (NAND_2)
- Note: TESTEN: Both 1 / Normal: REG22F_D4
- TESTREG1_D2, TESTREG2_D4 → Y74 (OR_2) → Y93 (INV) → AA119 (INV)
- TESTREG1_D0 → T93 (INV) → T92, T91 (NAND_2), PIN_AXDA → T89 → AA124 (INV)
- TESTREG1_D3, TESTREG1_D1 → Y100 (OR_2) → Y99 (INV) → X98 (INV)
- W88 (OR_2) → W86 (INV) → X96 (INV)
- TESTREG2_D2 → W88
- N77 (INV) → N74 (INV)
- N83 (INV) → N79 (INV)
- S109 (INV) → S102 (INV)
- S121 (INV) → S103 (INV)

Address output stages (PIN_RA23 … PIN_RA00):

- L60 (AND): TESTREG1_D3, MULA_OUT23 → N85 (MUX41N: REG22E_D6, GND, MUXD23, ADDB23) → N84 (INV) → PIN_RA23
- L59 (AND): MULA_OUT22 → N86 (REG22E_D5, GND, ADDB22) → N87 (INV) → PIN_RA22
- K55 (AND): MULA_OUT21 → N89 (REG22E_D4, ADDB21) → N88 (INV) → PIN_RA21
- L80 (AND): MULA_OUT20 → M62 (REG22E_D3, GND, ADDB20) → M61 (INV) → PIN_RA20
- L79 (AND): MULA_OUT19 → M65 (REG22E_D2, GND, ADDB19) → M66 (INV) → PIN_RA19
- L78 (AND): MULA_OUT18 → M63 (REG22E_D1, GND, ADDB18) → M64 (INV) → PIN_RA18
- L73 (AND): MULA_OUT17 → M59 (REG22E_D0, GND, ADDB17) → M60 (INV) → PIN_RA17
- L72 (AND): MULA_OUT16 → M52 (ADDRCNT16, AG83, ADDB16) → M51 (INV) → PIN_RA16
- Y95 (MUX41N): MULA_OUT15, MULB_OUT15, MUXG15, MUXD15 → Y94 (INV) → Y92 (MUXE15, ROMB_D15, GND) → Y91 (INV) → M53 (ADDRCNT15, ACCC14, ADDB15) → M54 (INV) → PIN_RA15
- X77 (MUX41N): MULA_OUT14, MULB_OUT14, MUXG14, MUXD14 → X78 (INV) → Y88 (MUXE14, ROMB_D14, GND) → Y87 (INV) → N80 (ADDRCNT14, ACCC13, ADDB14) → N81 (INV) → PIN_RA14
- X81 (MUX41N): MULA_OUT13, MULB_OUT13, MUXG13, MUXD13 → X82 (INV) → Y79 (MUXE13, ROMB_D13, GND) → Y80 (INV) → M57 (ADDRCNT13, ACCC12, ADDB13) → M58 (INV) → PIN_RA13
- X79 (MUX41N): MULA_OUT12, MULB_OUT12, MUXG12, MUXD12 → X80 (INV) → Y82 (MUXE12, ROMB_D12, GND) → Y81 (INV) → N75 (ADDRCNT12, ACCC11, ADDB12) → N76 (INV) → PIN_RA12

Middle mux columns (Normal:D3):

- X89 (MUX41N): MULA_OUT11, MULB_OUT11, MUXG11, MUXD11 → X88 (MUXE11, ROMB_D11, GND) → Y90 (Normal D3) → Y89 (INV, ADDRCNT11, ACCC10, ADDB11) → V87 → V88 (INV) → PIN_RA11
- Y84: MULA_OUT10, MULB_OUT10, MUXG10, MUXD10 → Y83 (MUXE10, ROMB_D10, GND) → Y75 → Y76 (INV, ADDRCNT10, ACCC9, ADDB10) → V79 → V80 (INV) → PIN_RA10
- Y85: MULA_OUT9, MULB_OUT9, MUXG9, MUXD9 → Y86 (MUXE9, ROMB_D9, GND) → Y77 → Y78 (INV, ADDRCNT9, ACCC8, ADDB9) → V81 → V82 (INV) → PIN_RA09
- Z98: MULA_OUT8, MULB_OUT8, MUXG8, MUXD8 → Z97 (MUXE8, ROMB_D8, GND) → AA115 → AA116 (INV, ADDRCNT8, ACCC7, ADDB8) → V85 → V86 (INV) → PIN_RA08
- Z99: MULA_OUT7, MULB_OUT7, MUXG7, MUXD7 → Z100 (MUXE7, ROMB_D7, GND) → AA122 → AA123 (INV, ADDRCNT7, ACCC6, ADDB7) → V89 → V90 (INV) → PIN_RA07
- Z106: MULA_OUT6, MULB_OUT6, MUXG6, MUXD6 → Z105 (MUXE6, ROMB_D6, ROMA_D6) → AA113 → AA114 (INV, ADDRCNT6, ACCC5, ADDB6) → S107 → S108 (INV) → PIN_RA06
- Z104: MULA_OUT5, MULB_OUT5, MUXG5, MUXD5 → Z103 (MUXE5, ROMB_D5, ROMA_D5) → AA112 → AA111 (INV, ADDRCNT5, ACCC4, ADDB5) → S104 → S105 (INV) → PIN_RA05
- Z102: MULA_OUT4, MULB_OUT4, MUXG4, MUXD4 → Z101 (MUXE4, ROMB_D4, ROMA_D4) → Z89 → Z90 (INV, ADDRCNT4, ACCC3, ADDB4) → S110 → S111 (INV) → PIN_RA04
- Z113: MULA_OUT3, MULB_OUT3, MUXG3, MUXD3 → Z114 (MUXE3, ROMB_D3, ROMA_D3) → Z95 → Z96 (INV, ADDRCNT3, ACCC2, ADDB3) → S115 → S114 (INV) → PIN_RA03
- Z112: MULA_OUT2, MULB_OUT2, MUXG2, MUXD2 → Z111 (MUXE2, ROMB_D2, ROMA_D2) → Z94 → Z93 (INV, ADDRCNT2, ACCC1, ADDB2) → T83 → T84 (INV) → PIN_RA02
- Z110: MULA_OUT1, MULB_OUT1, MUXG1, MUXD1 → Z109 (MUXE1, ROMB_D1, ROMA_D1) → Z91 → Z92 (INV, ADDRCNT1, ACCC0, ADDB1) → T87 → T88 (INV) → PIN_RA01
- Z108: MULA_OUT0, MULB_OUT0, MUXG0, MUXD0 → Z107 (MUXE0, ROMB_D0, ROMA_D0) → AA117 → AA118 (INV, ADDRCNT0, CLKDIV16D_3, ADDB0) → S113 → S112 (INV) → PIN_RA00

Konami 054539
EXT MEM DATA

TITLE: Konami 054539 EXT MEM DATA
DATE: 10/29/2025
PAGE: 10/53
BY: Sean Gonsalves
REV: @REV

Normal:MUX_ACTIVE

TESTREG2_D2

MUX_ACTIVE

P56
OR_2

M26
BUF

M17
INV

M16
INV

M15
INV

CLKDIV8D_2

PIN_RD07_IN — M20 CLK D S DFFSNNQ Q — RD_REGA7
PIN_RD06_IN — M21 CLK D S DFFSNNQ Q — RD_REGA6
PIN_RD05_IN — M18 CLK D S DFFSNNQ Q — RD_REGA5
PIN_RD04_IN — M25 CLK D S DFFSNNQ Q — RD_REGA4
PIN_RD03_IN — M22 CLK D S DFFSNNQ Q — RD_REGA3
PIN_RD02_IN — M23 CLK D S DFFSNNQ Q — RD_REGA2
PIN_RD01_IN — M24 CLK D S DFFSNNQ Q — RD_REGA1
PIN_RD00_IN — M27 CLK D S DFFSNNQ Q — RD_REGA0

Normal:DTYPE0

TESTREG2_D2

DTYPE0

R73
OR_2

R71
BUF

S47
INV

S48
INV

S49
INV

CLKDIV8D_2

RD_REGA7 — S67 CLK D S DFFSNNQ Q — RD_REGB7
RD_REGA6 — S68 CLK D S DFFSNNQ Q — RD_REGB6
RD_REGA5 — X34 CLK D S DFFSNNQ Q — RD_REGB5
RD_REGA4 — X33 CLK D S DFFSNNQ Q — RD_REGB4
RD_REGA3 — Z48 CLK D S DFFSNNQ Q — RD_REGB3
RD_REGA2 — X35 CLK D S DFFSNNQ Q — RD_REGB2
RD_REGA1 — X36 CLK D S DFFSNNQ Q — RD_REGB1
RD_REGA0 — X37 CLK D S DFFSNNQ Q — RD_REGB0

G115

AS113
INV

AS118
INV

AS117
INV

PIN_RD07_IN — AR79 CLK D DFFNNQ Q — RD_REG2A7
PIN_RD06_IN — AS106 CLK D DFFNNQ Q — RD_REG2A6
PIN_RD05_IN — AS100 CLK D DFFNNQ Q — RD_REG2A5
PIN_RD04_IN — AR75 CLK D DFFNNQ Q — RD_REG2A4
PIN_RD03_IN — AS101 CLK D DFFNNQ Q — RD_REG2A3
PIN_RD02_IN — AS102 CLK D DFFNNQ Q — RD_REG2A2
PIN_RD01_IN — AS103 CLK D DFFNNQ Q — RD_REG2A1
PIN_RD00_IN — AS104 CLK D DFFNNQ Q — RD_REG2A0

AS116
INV

AS115
INV

AS114
INV

RD_REG2A7 — AR81 CLK D DFFNNQ Q — RD_REG2B7
RD_REG2A6 — AR82 CLK D DFFNNQ Q — RD_REG2B6
RD_REG2A5 — AR78 CLK D DFFNNQ Q — RD_REG2B5
RD_REG2A4 — AR80 CLK D DFFNNQ Q — RD_REG2B4
RD_REG2A3 — AP76 CLK D DFFNNQ Q — RD_REG2B3
RD_REG2A2 — AP74 CLK D DFFNNQ Q — RD_REG2B2
RD_REG2A1 — AP75 CLK D DFFNNQ Q — RD_REG2B1
RD_REG2A0 — AP77 CLK D DFFNNQ Q — RD_REG2B0

Registers 200~22F

PIN_AB09 — R76 INV
PIN_NCS — R75 NOR_2 — CPU_REGS

PIN_AB03 — S54 INV — S81 INV
PIN_AB04 — S69 INV — S74 INV
PIN_AB05 — S55 INV — S73 INV

PIN_NWR

S75 011xxx 18~1F NAND_4 — S90 NOR_2 — WR181F
S76 001xxx 08~0F NAND_4 — S84 NOR_2 — WR080F
S77 101xxx 28~2F NAND_4 — V83 NOR_2 — WR282F
S78 000xxx 00~07 NAND_4 — S85 NOR_2 — WR0007
S79 100xxx 20~27 NAND_4 — S89 NOR_2 — WR2027
S80 010xxx 10~17 NAND_4 — S83 NOR_2 — WR1017

PIN_AB00 — W73 INV — W79 INV
PIN_AB01 — V84 INV — V92 INV
PIN_AB02 — W68 INV — W77 INV

WR282F

V91 101111 2F NAND_4 — WR22F
W81 101110 2E NAND_4 — WR22E
V95 101101 2D NAND_4 — ACCESS22D
S77 — V94 INV
W70 101011 2B NAND_4 — WR22B
W74 101010 2A NAND_4 — WR22A
W69 101001 29 NAND_4 — WR229
W75 101000 28 NAND_4 — WR228

PIN_AB00 — AA126 INV — AA138 INV
PIN_AB01 — AA127 INV — AA137 INV
PIN_AB02 — AA125 INV — AA136 INV

WR181F

AA133 011111 1F NAND_4 — WR21F
AA135 011110 1E NAND_4 — WR21E
AA132 011101 1D NAND_4 — WR21D
AA134 011100 1C NAND_4 — WR21C
AA129 011011 1B NAND_4 — WR21B
AA131 011010 1A NAND_4 — WR21A
AA128 011001 19 NAND_4 — WR219
AA130 011000 18 NAND_4 — WR218

PIN_AB00 — W82 INV — X73 INV
PIN_AB01 — W83 INV — X97 INV
PIN_AB02 — X95 INV — X101 INV

WR2027

X87 100111 27 NAND_4 — WR227
X91 100101 25 NAND_4 — WR225
X75 100100 24 NAND_4 — WR224
X93B 100011 23 NAND_4 — WR223
X74 100010 22 NAND_4 — WR222
X90 100001 21 NAND_4 — WR221
X76 100000 20 NAND_4 — WR220

PIN_AB00 — R77 INV — T55 INV
PIN_AB01 — R78 INV — S82 INV
PIN_AB02 — R81 INV — R80 INV

WR1017

T61 010111 17 NAND_4 — WR217
T56 010110 16 NAND_4 — WR216
T60 010101 15 NAND_4 — WR215
T54 010100 14 NAND_4 — WR214
T62 010011 13 NAND_4 — WR213
T58 010010 12 NAND_4 — WR212
T59 010001 11 NAND_4 — WR211
T57 010000 10 NAND_4 — WR210

PIN_AB00 — AA88 INV — AA78 INV
PIN_AB01 — AA81 INV — AA77 INV
PIN_AB02 — AA85 INV — AA75 INV

WR0007

AA55 000111 07 NAND_4 — WR207
AA72 000110 06 NAND_4 — WR206
AA60 000101 05 NAND_4 — WR205
AA70 000100 04 NAND_4 — WR204
AA58 000011 03 NAND_4 — WR203
AA67 000010 02 NAND_4 — WR202
AA63 000001 01 NAND_4 — WR201
AA65 000000 00 NAND_4 — WR200

PIN_AB00 — Z51 INV — Y49 INV
PIN_AB01 — AA53 INV — AA84 INV
PIN_AB02 — AA87 INV — AA86 INV

WR080F

Z49 001111 0F NAND_4 — WR20F
Y48 001110 0E NAND_4 — WR20E
Z37 001101 0D NAND_4 — WR20D
Y46A 001100 0C NAND_4 — WR20C
Y30 001011 0B NAND_4 — WR20B
Y47 001010 0A NAND_4 — WR20A
W30 001001 09 NAND_4 — WR209
Y45 001000 08 NAND_4 — WR208

TITLE:
Konami 054539
REGS 200~20F EVEN

DATE: 10/29/2025

PAGE: 14/53

BY: Sean Gonsalves   REV: @REV

Konami 054539 — REGS 200~20F EVEN — schematic of D-latch register banks (REG200 through REG213) with inverter buffers driving LATCHN enables.

Column 1 (REG213, REG212, REG211, REG210):

- $\overline{WR213}$ → T76 (INV) → T73 (INV) → T77 (INV) → E of latches
  - T68: PIN_DB7_IN_INV → D, NQ → REG213_D7
  - T70: PIN_DB6_IN_INV → D, NQ → REG213_D6
  - T78: PIN_DB1_IN_INV → D, NQ → REG213_D1
  - T67: PIN_DB0_IN_INV → D, NQ → REG213_D0
- $\overline{WR212}$ → T63 (INV) → T53 (INV) → T64 (INV)
  - V56: PIN_DB7_IN_INV → REG212_D7
  - V60: PIN_DB6_IN_INV → REG212_D6
  - V59: PIN_DB1_IN_INV → REG212_D1
  - V58: PIN_DB0_IN_INV → REG212_D0
- $\overline{WR211}$ → V54 (INV) → V57 (INV) → V53 (INV)
  - V55: PIN_DB7_IN_INV → REG211_D7
  - V66: PIN_DB6_IN_INV → REG211_D6
  - V76: PIN_DB1_IN_INV → REG211_D1
  - V63: PIN_DB0_IN_INV → REG211_D0
- $\overline{WR210}$ → T74 (INV) → T72 (INV) → T75 (INV)
  - T66: PIN_DB7_IN_INV → REG210_D7
  - T69: PIN_DB6_IN_INV → REG210_D6
  - T71: PIN_DB1_IN_INV → REG210_D1
  - T65: PIN_DB0_IN_INV → REG210_D0

Column 2 (REG208, REG200):

- $\overline{WR208}$ → V50 (INV) → V52 (INV) → V51 (INV)
  - W41: PIN_DB7_IN_INV → REG208_D7
  - V62: PIN_DB6_IN_INV → REG208_D6
  - X66: PIN_DB5_IN_INV → REG208_D5
  - Y67: PIN_DB4_IN_INV → REG208_D4
  - Y66: PIN_DB3_IN_INV → REG208_D3
  - X65: PIN_DB2_IN_INV → REG208_D2
  - W52: PIN_DB1_IN_INV → REG208_D1
  - V61: PIN_DB0_IN_INV → REG208_D0
- $\overline{WR200}$ → AA96 (INV) → AA102 (INV) → AA95 (INV)
  - AA93: PIN_DB7_IN_INV → REG200_D7
  - AA105: PIN_DB6_IN_INV → REG200_D6
  - AA108: PIN_DB5_IN_INV → REG200_D5
  - AA99: PIN_DB4_IN_INV → REG200_D4
  - AA104: PIN_DB3_IN_INV → REG200_D3
  - AA98: PIN_DB2_IN_INV → REG200_D2
  - AA107: PIN_DB1_IN_INV → REG200_D1
  - AA103: PIN_DB0_IN_INV → REG200_D0

Column 3 (REG20A, REG202):

- $\overline{WR20A}$ → Y53 (INV) → Y50 (INV) → Y54 (INV)
  - W42: PIN_DB7_IN_INV → REG20A_D7
  - W54: PIN_DB6_IN_INV → REG20A_D6
  - X64: PIN_DB5_IN_INV → REG20A_D5
  - Y65: PIN_DB4_IN_INV → REG20A_D4
  - Y64: PIN_DB3_IN_INV → REG20A_D3
  - Y63: PIN_DB2_IN_INV → REG20A_D2
  - W55: PIN_DB1_IN_INV → REG20A_D1
  - X53: PIN_DB0_IN_INV → REG20A_D0
- $\overline{WR202}$ → Z61 (INV) → S87 (INV) → Z62 (INV)
  - Z67: PIN_DB7_IN_INV → REG202_D7
  - Z88: PIN_DB6_IN_INV → REG202_D6
  - Z86: PIN_DB5_IN_INV → REG202_D5
  - Z85: PIN_DB4_IN_INV → REG202_D4
  - Z81: PIN_DB3_IN_INV → REG202_D3
  - Z82: PIN_DB2_IN_INV → REG202_D2
  - Z87: PIN_DB1_IN_INV → REG202_D1
  - Z77: PIN_DB0_IN_INV → REG202_D0

Column 4 (REG20C, REG204):

- $\overline{WR20C}$ → Z54 (INV) → Z57 (INV) → Z53 (INV)
  - X50: PIN_DB7_IN_INV → REG20C_D7
  - X68: PIN_DB6_IN_INV → REG20C_D6
  - X67: PIN_DB5_IN_INV → REG20C_D5
  - Y70: PIN_DB4_IN_INV → REG20C_D4
  - Y69: PIN_DB3_IN_INV → REG20C_D3
  - Y68: PIN_DB2_IN_INV → REG20C_D2
  - X71: PIN_DB1_IN_INV → REG20C_D1
  - X54: PIN_DB0_IN_INV → REG20C_D0
- $\overline{WR204}$ → S91 (INV) → S93 (INV) → S92 (INV)
  - S95: PIN_DB7_IN_INV → REG204_D7
  - S99: PIN_DB6_IN_INV → REG204_D6
  - S101: PIN_DB5_IN_INV → REG204_D5
  - S98: PIN_DB4_IN_INV → REG204_D4
  - S96: PIN_DB3_IN_INV → REG204_D3
  - S97: PIN_DB2_IN_INV → REG204_D2
  - S100: PIN_DB1_IN_INV → REG204_D1
  - S94: PIN_DB0_IN_INV → REG204_D0

Column 5 (REG20E, REG206):

- $\overline{WR20E}$ → Z56 (INV) → Z58 (INV) → Z55 (INV)
  - X51: PIN_DB7_IN_INV → REG20E_D7
  - X70: PIN_DB6_IN_INV → REG20E_D6
  - X69: PIN_DB5_IN_INV → REG20E_D5
  - Y73: PIN_DB4_IN_INV → REG20E_D4
  - Y72: PIN_DB3_IN_INV → REG20E_D3
  - Y71: PIN_DB2_IN_INV → REG20E_D2
  - X72: PIN_DB1_IN_INV → REG20E_D1
  - X55: PIN_DB0_IN_INV → REG20E_D0
- $\overline{WR206}$ → AA89 (INV) → AA91 (INV) → AA90 (INV)
  - AA94: PIN_DB7_IN_INV → REG206_D7
  - AA106: PIN_DB6_IN_INV → REG206_D6
  - AA110: PIN_DB5_IN_INV → REG206_D5
  - AA101: PIN_DB4_IN_INV → REG206_D4
  - AA97: PIN_DB3_IN_INV → REG206_D3
  - AA100: PIN_DB2_IN_INV → REG206_D2
  - AA109: PIN_DB1_IN_INV → REG206_D1
  - AA92: PIN_DB0_IN_INV → REG206_D0

All latch blocks: D, E inputs / NQ output, labeled LATCHN.

TITLE:
Konami 054539
REGS 200~20F ODD
DATE: 10/29/2025
PAGE: 15/53
BY: Sean Gonsalves   REV: @REV

Schematic diagram — signal labels:

Top-left block:
AA6, AA10 (INV), AA9 (INV), WR203, AA19 (INV), V38A, AA27_Q, VCC, M3, AA25 (D SET RESET CLK, DFFSR), Q, AA25_NQ
PIN_DB5_IN_INV3, AA2 (D E, NQ, LATCHN), REG203_D5
Z3 (D E, NQ, LATCHN), REG203_D4
AA27_Q, AA23 (AND_2), VCC, AA24 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, AA11 (D E, NQ, LATCHN), AA22 (NAND_2), AA21 (NAND_2), AA20 (OR_2), AA20
PIN_DB0_IN_INV3, X6 (CLK D, Q, DFFNNQ), X7 (INV), REG203_D0

Top-right block:
AA4, AA8 (INV), AA7 (INV), WR201, W11 (INV), V38A, W16_Q, VCC, M4, W15 (D SET RESET CLK, DFFSR), Q, W15_NQ
PIN_DB5_IN_INV3, Z6 (D E, NQ, LATCHN), REG201_D5
Z2 (D E, NQ, LATCHN), REG201_D4
W16_Q, W13 (AND_2), VCC, W14 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, Z7 (D E, NQ, LATCHN), W12B (NAND_2), W12A (NAND_2), W11B (OR_2), W11B
PIN_DB0_IN_INV3, W6 (CLK D, Q, DFFNNQ), W5 (INV), REG201_D0

Second-row left block:
N3, T22 (INV), T21 (INV), WR207, T12 (INV), V38A, X19_Q, VCC, M7, T18 (D SET RESET CLK, DFFSR), Q, T18_NQ
REG207_D0
PIN_DB5_IN_INV3, T4 (D E, NQ, LATCHN), REG207_D5
S17 (D E, NQ, LATCHN), REG207_D4
X19_Q, T16 (AND_2), VCC, T17 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, S25 (D E, NQ, LATCHN), T15 (NAND_2), T14 (NAND_2), T13 (OR_2), T13
PIN_DB0_IN_INV3, S27 (CLK D, Q, DFFNNQ), S26 (INV), REG207_D0

Second-row right block:
P42, P44 (INV), P43 (INV), WR205, R40 (INV), V38A, S35_Q, VCC, M6, R35 (D SET RESET CLK, DFFSR), Q, R35_NQ
REG205_D0
PIN_DB5_IN_INV3, S19 (D E, NQ, LATCHN), REG205_D5
S16 (D E, NQ, LATCHN), REG205_D4
S35_Q, R37 (AND_2), VCC, R36 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, N1 (D E, NQ, LATCHN), R38 (NAND_2), R39A (NAND_2), R39B (OR_2), R39B
PIN_DB0_IN_INV3, S41 (CLK D, Q, DFFNNQ), S42 (INV), REG205_D0

Third-row left block:
X3, S13 (INV), S12 (INV), WR20B, S28 (INV), V38A, X20_Q, VCC, M1, S34 (D SET RESET CLK, DFFSR), Q, S34_NQ
REG20B_D0
PIN_DB5_IN_INV3, Y5 (D E, NQ, LATCHN), REG20B_D5
Y1 (D E, NQ, LATCHN), REG20B_D4
X20_Q, S32 (AND_2), VCC, S33 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, S20 (D E, NQ, LATCHN), S31 (NAND_2), S30 (NAND_2), S29 (OR_2), S29
PIN_DB0_IN_INV3, S15 (CLK D, Q, DFFNNQ), S14 (INV), REG20B_D0

Third-row right block:
R28, R25 (INV), R24 (INV), WR209, N10 (INV), V38A, Z15_Q, VCC, M2, N4 (D SET RESET CLK, DFFSR), Q, N4_NQ
REG209_D0
PIN_DB5_IN_INV3, R22 (D E, NQ, LATCHN), REG209_D5
R21 (D E, NQ, LATCHN), REG209_D4
Z15_Q, N6 (AND_2), VCC, N5 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, R29 (D E, NQ, LATCHN), N7 (NAND_2), N8 (NAND_2), N9 (OR_2), N9
PIN_DB0_IN_INV3, R26 (CLK D, Q, DFFNNQ), R27 (INV), REG209_D0

Bottom-left block:
AA5, V6 (INV), V7 (INV), WR20F, Y44 (INV), V38A, V18_Q, VCC, M6, Y38 (D SET RESET CLK, DFFSR), Q, Y38_NQ
REG20F_D0
PIN_DB5_IN_INV3, Z5 (D E, NQ, LATCHN), REG20F_D5
Z1 (D E, NQ, LATCHN), REG20F_D4
V18_Q, Y40 (AND_2), VCC, Y39 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, Y8 (D E, NQ, LATCHN), Y41 (NAND_2), Y42 (NAND_2), Y43 (OR_2), Y43
PIN_DB0_IN_INV3, V8 (CLK D, Q, DFFNNQ), V11 (INV), REG20F_D0

Bottom-right block:
Z4, T2 (INV), T1 (INV), WR20D, Y31 (INV), V38A, Z25_Q, VCC, M8, Y37 (D SET RESET CLK, DFFSR), Q, Y37_NQ
REG20D_D0
PIN_DB5_IN_INV3, Y6 (D E, NQ, LATCHN), REG20D_D5
Y2 (D E, NQ, LATCHN), REG20D_D4
Z25_Q, Y35 (AND_2), VCC, Y36 (CLK D R, Q Q, DFFR)
PIN_DB2_IN_INV3, Y7 (D E, NQ, LATCHN), Y34 (NAND_2), Y33 (NAND_2), Y32 (OR_2), Y32
PIN_DB0_IN_INV3, T6 (CLK D, Q, DFFNNQ), T5 (INV), REG20D_D0

AH85

$\overline{WR225}$ ▷—— [BUF]

AH83
PIN_DB5_IN_BUF ▷—— D   Q ——▷ REG225_D5
                   E   NQ
                 LATCHL

AH82
PIN_DB4_IN_BUF ▷—— D   Q ——▷ REG225_D4
                   E   NQ
                 LATCHL

AH91   AH90   AH92
PIN_DB1_IN_BUF ▷—— D   Q ——   A   Z —— [INV] ——▷ AH92
                   E   NQ   B
                 LATCHL   S
                CLKDIV64_BUF2 ▷—— MUX21N

AH89
PIN_DB0_IN_BUF ▷—— D   Q
                   E   NQ
                 LATCHL

V77
$\overline{WR22F}$ ▷—— CLK
PIN_DB0_IN_BUF ▷—— D0   Q0 ——▷ REG22F_D0
PIN_DB1_IN_BUF ▷—— D1   Q1 ——▷ REG22F_D1
PIN_DB4_IN_BUF ▷—— D2   Q2 ——▷ REG22F_D4
PIN_DB5_IN_BUF ▷—— D3   Q3 ——▷ REG22F_D5
                   DFF4Q

V78
PIN_DB7_IN_BUF ▷—— D   Q ——▷ REG22F_D7
                   E   NQ
                 R
$\overline{RES}$ ▷—— LATCHR

T117
                    [INV]
T128   T129
$\overline{WR22E}$ ▷—— [INV] [INV]
        INV   INV

T119   T118
PIN_DB7_IN_BUF ▷—— [INV] D   NQ ——▷ REG22E_D7
                INV   E
                        LATCHN

M75
PIN_DB6_IN_BUF ▷—— D   NQ ——▷ REG22E_D6
                   E
                 LATCHNN

N98
PIN_DB5_IN_BUF ▷—— D   NQ ——▷ REG22E_D5
                   E
                 LATCHNN

N96
PIN_DB4_IN_BUF ▷—— D   NQ ——▷ REG22E_D4
                   E
                 LATCHNN

M73
PIN_DB3_IN_BUF ▷—— D   NQ ——▷ REG22E_D3
                   E
                 LATCHNN

M69
PIN_DB2_IN_BUF ▷—— D   NQ ——▷ REG22E_D2
                   E
                 LATCHNN

M67
PIN_DB1_IN_BUF ▷—— D   NQ ——▷ REG22E_D1
                   E
                 LATCHNN

M71
PIN_DB0_IN_BUF ▷—— D   NQ ——▷ REG22E_D0
                   E
                 LATCHNN

AB110
                    [INV]
AB115   AB114
$\overline{WR224}$ ▷—— [INV] [INV]
        INV   INV

AB112
PIN_DB6_IN_BUF ▷—— D   NQ ——▷ REG224_D6
                   E
                 LATCHNN

AB92
PIN_DB5_IN_BUF ▷—— D   NQ ——▷ REG224_D5
                   E
                 LATCHNN

AB97
PIN_DB4_IN_BUF ▷—— D   NQ ——▷ REG224_D4
                   E
                 LATCHNN

AB108
PIN_DB3_IN_BUF ▷—— D   NQ ——▷ REG224_D3
                   E
                 LATCHNN

AB106
PIN_DB2_IN_BUF ▷—— D   NQ ——▷ REG224_D2
                   E
                 LATCHNN

AB93
PIN_DB1_IN_BUF ▷—— D   NQ ——▷ REG224_D1
                   E
                 LATCHNN

AB95
PIN_DB0_IN_BUF ▷—— D   NQ ——▷ REG224_D0
                   E
                 LATCHNN

TITLE:
Konami 054539
REGISTER MUX

DATE: 10/29/2025
PAGE: 18/53

BY: Sean Gonsalves   REV: @REV

External memory
address up-counter
for CPU access

REG22F_D4 — N78 BUF

ACCESS22D — T96 INV

Normal:/ACCESS22D

CLKDIV2D_3 — N71 INV

TESTREG2_D3

T95 MUX21N (A B S Z)

T94 CLK D R DFFR Q Q̄ — ADDRCNT0
T90 CLK D R DFFR Q Q̄ — ADDRCNT1
T85 CLK D R DFFR Q Q̄ — ADDRCNT2
T86 CLK D R DFFR Q Q̄ — ADDRCNT3

S116 MUX21N (A B S Z)
S117 CLK D R DFFR Q Q̄ — ADDRCNT4
S118 CLK D R DFFR Q Q̄ — ADDRCNT5
S119 CLK D R DFFR Q Q̄ — ADDRCNT6
S120 CLK D R DFFR Q Q̄ — ADDRCNT7

R111 MUX21N (A B S Z)
R112 CLK D R DFFR Q Q̄ — ADDRCNT8
P80 CLK D R DFFR Q Q̄ — ADDRCNT9
P79 CLK D R DFFR Q Q̄ — ADDRCNT10
P78 CLK D R DFFR Q Q̄ — ADDRCNT11

N73 MUX21N (A B S Z)
N72 CLK D R DFFR Q Q̄ — ADDRCNT12
M55 CLK D R DFFR Q Q̄ — ADDRCNT13
M56 CLK D R DFFR Q Q̄ — ADDRCNT14
M50 CLK D R DFFR Q Q̄ — ADDRCNT15
M49 CLK D R DFFR Q Q̄ — ADDRCNT16

CLKDIV2D_2 — AB90 BUF — AB91 INV

AB167

AJ106 CLK D DFF Q Q̄ — AJ106
AF44 CLK D DFF Q Q̄ — SRA11
AF49 CLK D DFF Q Q̄ — SRA10
AF50 CLK D DFF Q Q̄ — SRA9
AJ1 CLK D DFF Q Q̄ — SRA8
AJ2 CLK D DFF Q Q̄ —
AJ105 CLK D DFF Q Q̄ — SRA6
AH112 CLK D DFF Q Q̄ — SRA5
AH113 CLK D DFF Q Q̄ — SRA4
AH114 CLK D DFF Q Q̄ — SRA3
AH115 CLK D DFF Q Q̄ —
AK77 CLK D DFF Q Q̄ — SRA1
AK76 CLK D DFF Q Q̄ — SRA0

CLKDIV4_BUF
CLKDIV8_BUF

AJ117 INV

AJ114 CLK D DFF Q Q̄ — AJ114
AB167 CLK D DFF Q Q̄ — AB167

AB128 BUF ← CLKDIV4
AB124 BUF ← CLKDIV8
AB164 BUF ← CLKDIV16
AB163 BUF ← CLKDIV32

AB166 NAND_4

TITLE:
Konami 054539
TEST COUNTER and SEQ

DATE: 10/29/2025
PAGE: 19/53

BY: Sean Gonsalves   REV: @REV

Konami 054539
MUL B

TITLE: Konami 054539 MUL B
DATE: 10/29/2025
BY: Sean Gonsalves   REV: @REV

Schematic — AUX DATA CONTROL

Left section:

- D66 (AND_2): inputs CLKDIV4D_5, CLKDIV16D_3
- D65 (OR_2): input CLKDIV32D
- D63 (OR_2): inputs CLKDIV4D_5, CLKDIV32D_3
- D64 (AND_2)
- D62 (DFF): CLK, D, Q, Q̄ → D62; input CLKDIV2D_2
- D11 (NAND_2): inputs TRIGA, TRIGJ
- D10 (BUF) → D10
- D12A (OR_2) → D12A
- D12B (INV): input TRIGF → TRIGF
- H80 (INV): input CLKDIV8_BUF
- H69 (NOR_2): input CLKDIV4_BUF
- E73 (INV) → H69
- H70 (NOR_2): input CLKDIV2_BUF
- E74 (INV) → H70
- L83 (INV): input CLK_BUF
- L89 (INV)
- L82 (INV) → CLK_BUF3
- T97A (OR_2): inputs ROMA_A1, ROMA_A2
- T97B (AND_2): input ROMA_A3
- T98 (INV)
- S122 (INV) → S122

Right-top section:

- G99 (DFF): CLK, D, Q, Q̄; inputs PIN_AXXA, PIN_AXDA
- F102 (BUF) → AXDA_SYNC
- D120 (INV): input PIN_AXXA
- D123 (INV)
- D124 (INV)
- C131 (INV): input PIN_YMD
- C130 (INV)
- PIN_AXWA
- C127B (INV): input PIN_ALRA
- C127A (AND_2)
- C126 (AND_2)
- B128 (MUX21D): A, B, Z, S, S
- B130 (MUX21D): A, B, Z, S, S
- C128 (MUX21D): A, B, Z, S, S
- A139 (DFF): CLK, D, Q, Q̄
- E110 (DFF): CLK, D, Q, Q̄; input CLK_BUF → E110
- B132 (DFF): CLK, D, Q, Q̄
- J108 (INV) → J108
- D121 (DFF): CLK, D, Q, Q̄
- D122 (INV) → D122

Right-bottom section:

- AA121 (INV): input AB103A
- AA120 (NOR_2): input AC74_Q0T
- AH107 (OR_4): inputs CLKDIV128D_3, CLKDIV512D, CLKDIV64D; SRA0
- AH108 (OR_2) → AH108
- AH103 (OR_4): input CLKDIV128D_4
- AH104 (OR_2) → AH104
- W87 (BUF): input CLKDIV128_BUF
- W90 (AND_2): input REG224_D3
- W91 (NOR_4): inputs REG22F_D4, PIN_DLY
- W92 (DFFR): CLK, D, R, Q, Q̄; inputs CLKDIV16D_4, RES, CLKDIV512D3
- W93 (OR_2) → W93

Konami 054539
AUX DATA LATCHES

Schematic diagram — signal labels and title block:

Input signals: PIN_DTCK, LOADSR, REG22F_D0, REGED_15..REGED_0, REGEB_15..REGEB_0, REGEC_15..REGEC_0, REGEA_15..REGEA_0

Output signals: PIN_FRDL, PIN_FRDT, PIN_REDL, PIN_REDT

Component reference designators include: AB3, AB13, AB12, AB18, AB16, AB17, AB54, AB53, AH28, AB19, AB20, AB52, AB10, AB11, AC45, AB46, AB45, AB49, AB14, AB15, AB51, AB50, AC9A, AC9B, AC8A, AC8B, AC7A, AC7B, AC6A, AC6B, AC5A, AC5B, AC4A, AC4B, AC3A, AC3B, AD3, AD4, AD5, AD6, AD7, AD8, AD9, AD10, AD11, AD12, AD13, AD14, AD15, AD16, AD17, AD18, AD19, AD20, AD21, AD22, AD23, AD24, AD25, AD26, AC2, AC12, AC13, AF15..AF38, AE13..AE35, AH16, AH15, AH26, AH25, AG12B, AG14A, AG14B, AB23..AB44, AC14..AC37, AD28..AD40B, AG15..AG29

Logic types shown: INV, MUX21ND, DFFSNQ, AND_2

CLKDIV256D_3

S50
INV

Z27
INV

CLKDIV128D_3

AA44
INV

AA43
INV

CLKDIV64D_3

AA74
INV

Z47
INV

REG207_D0
T18_NQ

T11
NAND_2

REG205_D0
R35_NQ

S40
NAND_2

REG203_D0
AA25_NQ

AA35
NAND_2

REG201_D0
W15_NQ

W18
NAND_2

Z28
D0
D1
D2
D3
S0
S1
Z
MUX41N

Z29
A
B
S
S̄
Z
MUX21ND

LOOPFLAG

REG20F_D0
Y38_NQ

Z50
NAND_2

REG20D_D0
Y37_NQ

Z44
NAND_2

REG20B_D0
S34_NQ

S46
NAND_2

REG209_D0
N4_NQ

S44
NAND_2

Z30
D0
D1
D2
D3
S0
S1
Z
MUX41N

CLKDIV256D_3

P27
INV

P24
INV

CLKDIV128D_3

P26
INV

P20
INV

CLKDIV64D_3

P41
INV

P25
INV

CH3_ACTIVE
CH2_ACTIVE
CH1_ACTIVE
CH0_ACTIVE

P23
D0
D1
D2
D3
S0
S1
Z
MUX41N

P22
A
B
S
S̄
Z
MUX21ND

MUX_ACTIVE

CH7_ACTIVE
CH6_ACTIVE
CH5_ACTIVE
CH4_ACTIVE

P21
D0
D1
D2
D3
S0
S1
Z
MUX41N

V133
INV

PIN_RRMD

P̄ĪN̄_̄R̄R̄M̄D̄

CLKDIV256D_3

T23
INV

T30
INV

CLKDIV128D_3

V31
INV

V32
INV

CLKDIV64D_3

V25
INV

T24
INV

Y23_Q
T35_Q
Y20_Q
W26_Q

T31
D0
D1
D2
D3
S0
S1
Z
MUX41N

T32
A
B
S
S̄
Z
MUX21ND

R88
INV

R88

V20_Q
Z24_Q
X16_Q
Z16_Q

T33
D0
D1
D2
D3
S0
S1
Z
MUX41N

AB111
CLKDIV128_BUF2
BUF

AB101
AB102
XOR_2
OR_2

Normal: AB102

AJ57
A
B Z
S
G/OS
MUX21D
PIN_ADDA
TESTREG1_D6

TESTREG1_D7
AJ57

Normal: CLKDIV64_BUF
Normal: ~CLKDIVD128

AJ59
A
B Z
S
G/OS
MUX21D
CLKDIV64_BUF
PIN_USE2

AJ92
A X0
B X1
X2
X3
DEC2

AJ91
OR_3

AJ94
AND_2
AJ94

L92
INV
CLKDIV128

AJ55
A
B Z
S
G/OS
MUX21D
PIN_RRMD

AJ93
OR_3

B104
INV
CLKDIV512T

B105
INV

R87
BUF
ROMA_A8

L101
INV
CLKDIV256

L100
INV

R98
BUF
ROMA_A7

L87
INV
CLKDIV128

L86
INV

CLKDIV128_BUF

R99
BUF
ROMA_A6

L96
INV
CLKDIV64

L97
INV

CLKDIV64_BUF

L90
BUF
ROMA_A5

L85
INV
CLKDIV32

L84
INV

CLKDIV32_BUF

P82
BUF
ROMA_A4

L99
INV
CLKDIV16

L98
INV

CLKDIV16_BUF

P81
BUF
ROMA_A3

L109
INV
CLKDIV8

L110
INV

CLKDIV8_BUF

T82
BUF
ROMA_A2

H75
INV
CLKDIV4

H76
INV

CLKDIV4_BUF

V98
BUF
ROMA_A1

H79
INV
CLKDIV2

H78
INV

CLKDIV2_BUF

M35
BUF
ROMA_A0

ROMA
ROMA_A0 A0   D0 ROMA_D0
ROMA_A1 A1   D1 ROMA_D1
ROMA_A2 A2   D2 ROMA_D2
ROMA_A3 A3   D3 ROMA_D3
ROMA_A4 A4   D4 ROMA_D4
ROMA_A5 A5   D5 ROMA_D5
ROMA_A6 A6   D6 ROMA_D6
ROMA_A7 A7
ROMA_A8 A8
ROMA_CLK CK
ROM7_9

TITLE:
Konami 054539
ROM A

DATE:
10/29/2025

PAGE:
28/53

BY: Sean Gonsalves   REV: @REV

TITLE:
Konami 054539
ROM B
BY: Sean Gonsalves   REV: @REV
DATE: 10/29/2025
PAGE: 29/53

TITLE:
Konami 054539
ADDER A - FRAC
BY: Sean Gonsalves   REV: @REV
DATE:
10/29/2025
PAGE:
30/53

Full adder blocks (left column, top to bottom):

- V106 (FA1): OFFS11, BASE11 → A, B; CI, CO; S → ADDB11
- V107 (FA1): OFFS10, BASE10 → A, B; CI, CO; S → ADDB10
- V108 (FA1): OFFS9, BASE9 → A, B; CI, CO; S → ADDB9
- V109 (FA1): OFFS8, BASE8 → A, B; CI, CO; S → ADDB8
- V110 (FA1): OFFS7, BASE7 → A, B; CI, CO; S → ADDB7
- R105 (FA1): OFFS6, BASE6 → A, B; CI, CO; S → ADDB6
- R106 (FA1): OFFS5, BASE5 → A, B; CI, CO; S → ADDB5
- R107 (FA1): OFFS4, BASE4 → A, B; CI, CO; S → ADDB4
- R108 (FA1): OFFS3, BASE3 → A, B; CI, CO; S → ADDB3
- R109 (FA1): OFFS2, BASE2 → A, B; CI, CO; S → ADDB2
- R110 (FA1): OFFS1, BASE1 → A, B; CI, CO; S → ADDB1
- R104 (FA1): OFFS0, BASE0, REVERSE → A, B, CI; CO; S → ADDB0

Full adder blocks (middle column, top to bottom):

- R115 (FA1): OFFS23, BASE23 → A, B; CI, CO; S → ADDB23
- R116 (FA1): OFFS22, BASE22 → A, B; CI, CO; S → ADDB22
- R117 (FA1): OFFS21, BASE21 → A, B; CI, CO; S → ADDB21
- R118 (FA1): OFFS20, BASE20 → A, B; CI, CO; S → ADDB20
- R119 (FA1): OFFS19, BASE19 → A, B; CI, CO; S → ADDB19
- M82 (FA1): OFFS18, BASE18 → A, B; CI, CO; S → ADDB18
- M81 (FA1): OFFS17, BASE17 → A, B; CI, CO; S → ADDB17
- M80 (FA1): OFFS16, BASE16 → A, B; CI, CO; S → ADDB16
- M79 (FA1): OFFS15, BASE15 → A, B; CI, CO; S → ADDB15
- M78 (FA1): OFFS14, BASE14 → A, B; CI, CO; S → ADDB14
- M77 (FA1): OFFS13, BASE13 → A, B; CI, CO; S → ADDB13
- V105 (FA1): OFFS12, BASE12 → A, B; CI, CO; S → ADDB12

TITLE:
Konami 054539
ADDER B - SAMPLE ADDRESS
DATE: 10/29/2025
PAGE: 31/53
BY: Sean Gonsalves   REV: @REV

R89 ▷
R69
BUF

M19
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO7T ▷
TRIGP9 ▷

R62
A   S
B
CI   CO
FA1
STEP15 ▷

AA40
AA47

R58
AOI22
RD_REGA7 ▷

R59
INV
MUXD15

R68
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO6T ▷

R61
A   S
B
CI   CO
FA1
STEP14 ▷
RD_REGA6 ▷

R56
AOI22

R57
INV
MUXD14

R64
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO5T ▷

R60
A   S
B
CI   CO
FA1
STEP13 ▷
RD_REGA5 ▷

R55
AOI22

R54
INV
MUXD13

S70
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO4T ▷

T47
A   S
B
CI   CO
FA1
STEP12 ▷
RD_REGA4 ▷

T39
AOI22

T40
INV
MUXD12

R67
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO3T ▷

T48
A   S
B
CI   CO
FA1
STEP11 ▷
RD_REGA3 ▷

T38
AOI22

T37
INV
MUXD11

R70
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO2T ▷

T49
A   S
B
CI   CO
FA1
STEP10 ▷
RD_REGA2 ▷

V48
AOI22

V49
INV
MUXD10

S71
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO1T ▷

T50
A   S
B
CI   CO
FA1
STEP9 ▷
RD_REGA1 ▷

T45
AOI22

T46
INV
MUXD9

S72
CLK
D   Q̄
S
DFFSNNQ
RAMA_DO0T ▷

T51
A   S
B
CI   CO
FA1
STEP8 ▷
RD_REGA0 ▷

R65
AOI22

R66
INV
MUXD8

P51
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO7T ▷

T52
A   S
B
CI   CO
FA1
STEP7 ▷
RD_REGB7 ▷

S65
AOI22

S66
INV
MUXD7

P52
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO6T ▷

W38
A   S
B
CI   CO
FA1
STEP6 ▷
RD_REGB6 ▷

W31
AOI22

W32
INV
MUXD6

P53
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO5T ▷

W37
A   S
B
CI   CO
FA1
STEP5 ▷
RD_REGB5 ▷

X27
AOI22

X28
INV
MUXD5

P57
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO4T ▷

W36
A   S
B
CI   CO
FA1
STEP4 ▷
RD_REGB4 ▷

X25
AOI22

X26
INV
MUXD4

P58
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO3T ▷

W35
A   S
B
CI   CO
FA1
STEP3 ▷
RD_REGB3 ▷

Z38
AOI22

Z39
INV
MUXD3

P49
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO2T ▷

W34
A   S
B
CI   CO
FA1
STEP2 ▷
RD_REGB2 ▷

X31
AOI22

X32
INV
MUXD2

P50
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO1T ▷

W33
A   S
B
CI   CO
FA1
STEP1 ▷
RD_REGB1 ▷

X29
AOI22

X30
INV
MUXD1

P45
CLK
D   Q̄
S
DFFSNNQ
RAMB_DO0T ▷

W27
A   S
B
CI   CO
FA1
STEP0 ▷
GND ▷
RD_REGB0 ▷

X24
AOI22

X23
INV
MUXD0

DTYPE2 ▷
DTYPE1 ▷
AA50
OR_2
AA50

TESTREG2_D2 ▷
AA49
INV

AA48
AND_2
Normal:AA50

AA40
NOR_2
AA40

AA46
INV

AA45
NOR_2
Normal:~V38A
V38A ▷

AA47
NOR_2
AA47

TITLE: Konami 054539 ADDER E
DATE: 10/29/2025
BY: Sean Gonsalves   REV: @REV   PAGE: 34/53

TITLE:
Konami 054539
DPCM STEP
BY: Sean Gonsalves
DATE:
10/29/2025
PAGE:
36/53
REV: @REV

DTYPE2 — AA42 INV — S60 INV — DTYPE2_BUF

DTYPE1 — AA41 INV — S61 INV — DTYPE1_BUF

DPCM_STEP7 — S64 — RD_REGA7 — S63 MUX21N (A B Z S) — S62 INV — STEP15
DTYPE2_BUF
DTYPE1_BUF — OR_2
DTYPE2_BUF — S53 INV

V45 MUX41N
DPCM_STEP7 — D0
DPCM_STEP6 — D1
DPCM_STEP2 — D2
RD_REGA2 — D3
S0 S1 → Z — V44 INV — STEP10

S59 MUX21ND / **S58 MUX21ND**
RD_REGA6 — A
DPCM_STEP6 — B
DTYPE1_BUF — S / S̄ → Z — STEP14

V41 MUX41N
DPCM_STEP5 — D0
DPCM_STEP1 — D1
RD_REGA1 — D2 D3
S0 S1 → Z — V40 INV — STEP9

S52 MUX21ND / **S51 MUX21ND**
RD_REGA5 — A
DPCM_STEP5 — B → Z — STEP13

V42 MUX41N
DPCM_STEP4 — D0
DPCM_STEP0 — D1
RD_REGA0 — D2 D3
S0 S1 → Z — V43 INV — STEP8

T42 MUX21ND / **T41 MUX21ND**
RD_REGA4 — A
DPCM_STEP4 — B → Z — STEP12

S56 MUX41N
DPCM_STEP3 — D0
GND — D1
RD_REGB7 — D2 D3
S0 S1 → Z — S57 INV — STEP7

T43 MUX21ND / **T44 MUX21ND**
RD_REGA3 — A
DPCM_STEP3 — B → Z — STEP11

V46 MUX41N
DPCM_STEP6 — D0
DPCM_STEP2 — D1
RD_REGB6 — D2 D3
S0 S1 → Z — V47 INV — STEP6

X46 MUX41N
DPCM_STEP5 — D0
DPCM_STEP1 — D1
RD_REGB5 — D2 D3
S0 S1 → Z — X47 INV — STEP5

W29 MUX41N
DPCM_STEP4 — D0
DPCM_STEP0 — D1
RD_REGB4 — D2 D3
S0 S1 → Z — W28 INV — STEP4

X44 MUX41N
DPCM_STEP3 — D0
RD_REGB3 — D1 D2 D3
S0 S1 → Z — X45 INV — STEP3

X42 MUX41N
DPCM_STEP2 — D0
RD_REGB2 — D1 D2 D3
S0 S1 → Z — X43 INV — STEP2

X41 MUX41N
DPCM_STEP1 — D0
RD_REGB1 — D1 D2 D3
S0 S1 → Z — X40 INV — STEP1

X39 MUX41N
DPCM_STEP0 — D0
RD_REGB0 — D1 D2 D3
S0 S1 → Z — X38 INV — STEP0

DTYPE2 — Z26 NAND_2
DTYPE1 —
— V39 AND_2
STEP7 —
STEP6 STEP5 STEP4 STEP3 STEP2 STEP1 STEP0 — V38C NOR_8 — V38B INV — V38A NAND_2 — V38A
Stop marker detect ?

DTYPE2 — Y46B INV
STEP12 — V34 AND_2
STEP13 — V35 AND_2
STEP14 — V33D AND_2
STEP9 — V37 AND_2
STEP11 — V36 AND_2
STEP10 — V33C AND_2 — V34B NOR_8
Weird but STEP9 and 10 don't seem swapped
STEP8 — V33B AND_2
STEP15 — V33 INV

FINAL OUTPUT PISO

TITLE:
Konami 054539
REGISTERS E
BY: Sean Gonsalves   REV: @REV
DATE:
10/29/2025
PAGE:
39/53

Konami 054539
MUX C

BY: Sean Gonsalves   REV: @REV   DATE: 10/29/2025   PAGE: 41/53

Konami 054539
ADDR OFFSET SELECT

TITLE: Konami 054539 — ADDR OFFSET SELECT
DATE: 10/29/2025
PAGE: 42/53
BY: Sean Gonsalves
REV: @REV

TITLE: Konami 054539
ACC C
BY: Sean Gonsalves
DATE: 10/29/2025
PAGE: 43/53
REV: @REV

Left column:

CLKDIV2D_5 — AB174 INV — AB173 INV — AB168 (INV)

MUXE15 — AB150 (A B CI, S CO) FA1 — ACCE15

MULB_OUT15 — AB158 CLK D DFFNNQ Q̄ — MUXE14 — AB151 FA1 — ACCE14
MULB_OUT14 — AB159 DFFNNQ — MUXE13 — AB152 FA1 — ACCE13
MULB_OUT13 — AC117 DFFNNQ — MUXE12 — AD140 FA1 — ACCE12
MULB_OUT12 — AC118 DFFNNQ — MUXE11 — AD139 FA1 — ACCE11
MULB_OUT11 — AG106 DFFNNQ — MUXE10 — AD138 FA1 — ACCE10
MULB_OUT10 — AG107 DFFNNQ — MUXE9 — AD137 FA1 — ACCE9
MULB_OUT9 — AG108 DFFNNQ — MUXE8 — AD136 FA1 — ACCE8
MULB_OUT8 — AG114 DFFNNQ — MUXE7 — AD135 FA1 — ACCE7
MULB_OUT7 — AG109 DFFNNQ — MUXE6 — AF109 FA1 — ACCE6
MULB_OUT6 — AG110 DFFNNQ — MUXE5 — AF110 FA1 — ACCE5
MULB_OUT5 — AG111 DFFNNQ — MUXE4 — AF111 FA1 — ACCE4
MULB_OUT4 — AG112 DFFNNQ — MUXE3 — AF112 FA1 — ACCE3
MULB_OUT3 — AG117 DFFNNQ — MUXE2 — AF113 FA1 — ACCE2
MULB_OUT2 — AG120 DFFNNQ — MUXE1 — AF114 FA1 — ACCE1
MULB_OUT1 — AH100 DFFNNQ — MUXE0 — AG105 FA1 — ACCE0
MULB_OUT0 — AH102 DFFNNQ

Right column:

SRA0 — AS111 INV — AS112 INV — AS110 (INV)

Reverb volume ?

MULB_OUT15 — AS98 CLK D DFFNNQ Q̄ — RD_REG2A7 — AS109 FA1 — ACCD15
MULB_OUT14 — AS99 DFFNNQ — RD_REG2A6 — AS108 FA1 — ACCD14
MULB_OUT13 — AS105 DFFNNQ — RD_REG2A5 — AS107 FA1 — ACCD13
MULB_OUT12 — AP67 DFFNNQ — RD_REG2A4 — AJ112 FA1 — ACCD12
MULB_OUT11 — AP68 DFFNNQ — RD_REG2A3 — AJ111 FA1 — ACCD11
MULB_OUT10 — AP69 DFFNNQ — RD_REG2A2 — AJ110 FA1 — ACCD10
MULB_OUT9 — AP70 DFFNNQ — RD_REG2A1 — AJ109 FA1 — ACCD9
MULB_OUT8 — AP71 DFFNNQ — RD_REG2A0 — AJ108 FA1 — ACCD8
MULB_OUT7 — AR69 DFFNNQ — RD_REG2B7 — AJ107 FA1 — ACCD7
MULB_OUT6 — AR70 DFFNNQ — RD_REG2B6 — AK80 FA1 — ACCD6
MULB_OUT5 — AR71 DFFNNQ — RD_REG2B5 — AK81 FA1 — ACCD5
MULB_OUT4 — AR72 DFFNNQ — RD_REG2B4 — AK82 FA1 — ACCD4
MULB_OUT3 — AR76 DFFNNQ — RD_REG2B3 — AK83 FA1 — ACCD3
MULB_OUT2 — AR77 DFFNNQ — RD_REG2B2 — AK84 FA1 — ACCD2
MULB_OUT1 — AR73 DFFNNQ — RD_REG2B1 — AK85 FA1 — ACCD1
MULB_OUT0 — AR74 DFFNNQ — RD_REG2B0 — AJ113 FA1 — ACCD0
GND

TITLE:
Konami 054539
TIMER

DATE:
10/29/2025

PAGE:

BY: Sean Gonsalves   REV: @REV

TEST REGISTERS

Y98 (NOR_6)
- TESTREG1_D5
- TESTREG1_D4
- TESTREG1_D3
- TESTREG1_D2
- TESTREG1_D1
- TESTREG1_D0

Y96 (NOR_3)
- TESTREG2_D4
- TESTREG2_D2
- TESTREG2_D1

Y97 (NAND_2) → TESTEN

Left column

RES → **Z118** (BUF)

Z127 (INV) — PIN_TS1
Z126 (INV)
Z128 (INV)

Ref	Gate	Input	Output
Y110	DFFRQ	PIN_RD07_IN	TESTREG1_D7
Y106	DFFRQ	PIN_RD06_IN	→ AJ54 (INV) → AJ61 (INV) → TESTREG1_D6
Y101	DFFRQ	PIN_RD05_IN	TESTREG1_D5
Y102	DFFRQ	PIN_RD04_IN	TESTREG1_D4
Y103	DFFRQ	PIN_RD03_IN	TESTREG1_D3
Y104	DFFRQ	PIN_RD02_IN	TESTREG1_D2
Y105	DFFRQ	PIN_RD01_IN	TESTREG1_D1
Y112	DFFRQ	PIN_RD00_IN	→ Y111 (BUF) → TESTREG1_D0

CLK / D / R̄

Right column

RES → **AA151** (BUF)

AA1145 (INV) — PIN_TS2
AA142 (INV)
AA144 (INV)

Ref	Gate	Input	Output
AA141	DFFRQ	PIN_RD07_IN	TESTREG2_D7
AA143	DFFRQ	PIN_RD06_IN	TESTREG2_D6
Z119	DFFRQ	PIN_RD05_IN	→ P68 (INV) → TESTREG2_D5
AA139	DFFRQ	PIN_RD04_IN	TESTREG2_D4
Z120	DFFRQ	PIN_RD03_IN	TESTREG2_D3
AA140	DFFRQ	PIN_RD02_IN	TESTREG2_D2
Z121	DFFRQ	PIN_RD01_IN	TESTREG2_D1
Z116	DFFRQ	PIN_RD00_IN	→ Z115 (BUF) → Z185 (INV) → X143 (INV) → TESTREG2_D0

CLK / D / R̄

TITLE:
Konami 054539
BY: Sean Gonsalves   REV: @REV
DATE:
10/29/2025
PAGE:
50/53

Konami 054539
MUX H

TITLE: Konami 054539 MUX H
DATE: 10/29/2025
PAGE: 51/53
BY: Sean Gonsalves
REV: @REV

TITLE:
Konami 054539
DATE:
10/29/2025
PAGE:
53/53
BY: Sean Gonsalves   REV: @REV

Column 1 (TESTREG2_D6):

TESTREG2_D6

AE117 INV — AE109 INV

Reference	Inputs	Output
AE112 (MUX21D)	REGEE_0 / REG202_D0	REGEE0T
AF107 (MUX21D)	REGEE_1 / REG202_D1	REGEE1T
AF99 (MUX21D)	REGEE_2 / REG202_D2	REGEE2T
AF101 (MUX21D)	REGEE_3 / REG202_D3	REGEE3T
AF97 (MUX21D)	REGEE_4 / REG202_D4	REGEE4T
AF115 (MUX21D)	REGEE_5 / REG202_D5	REGEE5T
AF103 (MUX21D)	REGEE_6 / REG202_D6	REGEE6T
AF105 (MUX21D)	REGEE_7 / REG202_D7	REGEE7T
AE97 (MUX21D)	REGEE_8 / REG200_D0	REGEE8T
AE107 (MUX21D)	REGEE_9 / REG200_D1	REGEE9T
AE114 (MUX21D)	REGEE_10 / REG200_D2	REGEE10T
AE95 (MUX21D)	REGEE_11 / REG200_D3	REGEE11T
AE99 (MUX21D)	REGEE_12 / REG200_D4	REGEE12T
AE101 (MUX21D)	REGEE_13 / REG200_D5	REGEE13T
AE103 (MUX21D)	REGEE_14 / REG200_D6	REGEE14T
AE105 (MUX21D)	REGEE_15 / REG200_D7	REGEE15T

Column 2 (TESTREG2_D6):

TESTREG2_D6

AC100 INV — AC104 INV

Reference	Inputs	Output
AD126 (MUX21D)	REGEF_0 / REG206_D0	REGEF0T
AD133 (MUX21D)	REGEF_1 / REG206_D1	REGEF1T
AD131 (MUX21D)	REGEF_2 / REG206_D2	REGEF2T
AD128 (MUX21D)	REGEF_3 / REG206_D3	REGEF3T
AC107 (MUX21D)	REGEF_4 / REG206_D4	REGEF4T
AC95 (MUX21D)	REGEF_5 / REG206_D5	REGEF5T
AC97 (MUX21D)	REGEF_6 / REG206_D6	REGEF6T
AC109 (MUX21D)	REGEF_7 / REG206_D7	REGEF7T
AC101 (MUX21D)	REGEF_8 / REG204_D0	REGEF8T
AB138 (MUX21D)	REGEF_9 / REG204_D1	REGEF9T
AC105 (MUX21D)	REGEF_10 / REG204_D2	REGEF10T
AC94 (MUX21D)	REGEF_11 / REG204_D3	REGEF11T
AB129 (MUX21D)	REGEF_12 / REG204_D4	REGEF12T
AB131 (MUX21D)	REGEF_13 / REG204_D5	REGEF13T
AB133 (MUX21D)	REGEF_14 / REG204_D6	REGEF14T
AB136 (MUX21D)	REGEF_15 / REG204_D7	REGEF15T

Column 3 (PIN_DTCK):

AC165

PIN_DTCK — AC167 INV — AC168

AG103 — AD161 INV — AD163 INV

MUX Reference	Input	DFFN	Output
AC161A (MUX21ND)	REGEF15T	AC161B (DFFN)	REGEFB15
AC145A (MUX21ND)	REGEF14T	AC145B (DFFN)	REGEFB14
AD164A (MUX21ND)	REGEF13T	AD164B (DFFN)	REGEFB13
AD166A (MUX21ND)	REGEF12T	AD166B (DFFN)	REGEFB12
AC147A (MUX21ND)	REGEF11T	AC147B (DFFN)	REGEFB11
AC160A (MUX21ND)	REGEF10T	AC160B (DFFN)	REGEFB10
AC146A (MUX21ND)	REGEF9T	AC146B (DFFN)	REGEFB9
AD167A (MUX21ND)	REGEF8T	AD167B (DFFN)	REGEFB8
AD171A (MUX21ND)	REGEF7T	AD171B (DFFN)	REGEFB7
AD162A (MUX21ND)	REGEF6T	AD162B (DFFN)	REGEFB6
AD165A (MUX21ND)	REGEF5T	AD165B (DFFN)	REGEFB5
AD170A (MUX21ND)	REGEF4T	AD170B (DFFN)	REGEFB4
AD173A (MUX21ND)	REGEF3T	AD173B (DFFN)	REGEFB3
AD169A (MUX21ND)	REGEF2T	AD169B (DFFN)	REGEFB2
AD172A (MUX21ND)	REGEF1T	AD172B (DFFN)	REGEFB1
AD168A (MUX21ND)	REGEF0T	AD168B (DFFN)	REGEFB0

Column 4 (PIN_DTCK):

AB100

PIN_DTCK — AF154 INV — AF155 INV

AG103 — AE140 INV — AE142 INV

MUX Reference	Input	DFFN	Output
AE137A (MUX21ND)	REGEE15T	AE137B (DFFN)	REGEEB15
AE136A (MUX21ND)	REGEE14T	AE136B (DFFN)	REGEEB14
AE135A (MUX21ND)	REGEE13T	AE135B (DFFN)	REGEEB13
AE134B (MUX21ND)	REGEE12T	AE134A (DFFN)	REGEEB12
AE144A (MUX21ND)	REGEE11T	AE144B (DFFN)	REGEEB11
AE139A (MUX21ND)	REGEE10T	AE139B (DFFN)	REGEEB10
AE143A (MUX21ND)	REGEE9T	AE143B (DFFN)	REGEEB9
AE138A (MUX21ND)	REGEE8T	AE138B (DFFN)	REGEEB8
AF165 (MUX21ND)	REGEE7T	AF164 (DFFN)	REGEEB7
AF159 (MUX21ND)	REGEE6T	AF158 (DFFN)	REGEEB6
AF156 (MUX21ND)	REGEE5T	AF157 (DFFN)	REGEEB5
AF162 (MUX21ND)	REGEE4T	AF163 (DFFN)	REGEEB4
AF168 (MUX21ND)	REGEE3T	AF169 (DFFN)	REGEEB3
AF160 (MUX21ND)	REGEE2T	AF161 (DFFN)	REGEEB2
AF167 (MUX21ND)	REGEE1T	AF166 (DFFN)	REGEEB1
AE141B (MUX21ND)	REGEE0T	AE141A (DFFN)	REGEEB0