L14
INV

K13
INV

K12
INV

CLK_BUF

P31
RES
P30
AND_2
CYCLERES
AB86
INV
CYCLERES
NAND_8

P37B
P37A
XNOR_2
P36
NAND_2
P35
CLK D Q
DFFN
CLKDIV384
NAND_8

VCC

P38A
P38B
XNOR_2
P39
NAND_2
P40
CLK D Q
DFFN
CLKDIV192
NAND_6

P32A
P32B
XNOR_2
P33
NAND_2
P34
CLK D Q
DFFN
NAND_6

VCC

M14
M13
XNOR_2
M12
NAND_2
M10
CLK D Q
DFFN
NAND_4

R41
R42
XNOR_2
R43
NAND_2
R44
CLK D Q
DFFN
NAND_3

R34B
R34A
XNOR_2
R33
NAND_2
R32
CLK D Q
DFFN
CLKDIV12
NAND_2

R47
XOR_2
R48
NAND_2
R49
CLK D Q
DFFN

R51
RES
XOR_2
R52
NAND_2
R53
CLK D Q
DFFN

Divide by 3

R50
NAND_2
S36
INV

R45
AND_3
R46
CLK D Q
DFFN

TITLE:
Konami 054539
CLOCK DIV LOW

DATE:
9/25/2025

PAGE:
1/55

BY: Sean Gonsalves   REV: @REV

Konami 054539
CLOCK DIV HIGH

DATE: 9/25/2025
PAGE: 2/55
BY: Sean Gonsalves   REV: @REV

CLKDIV2D_2

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_3

D72 NAND_4
D71 CLK D Q Q̄ DFF → TRIGA

CLKDIV32D_3
CLKDIV16D_3
CLKDIV8D_3
CLKDIV4D_5

D68 NAND_4
D67 CLK D Q Q̄ DFF
D8 AND_2 → D8

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_5

D74 NAND_4
D73 CLK D Q Q̄ DFF
D9 AND_2 → D9
→ TRIGJ

CLKDIV32D
CLKDIV16D_3
CLKDIV8D_3
CLKDIV4D_5

D75 NAND_4
D76 CLK D Q Q̄ DFF → TRIGB

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_3

E63 NAND_4
E64 CLK D Q Q̄ DFF → TRIGC

CLKDIV32D_3
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_3

D60 NAND_4
D59 CLK D Q Q̄ DFF → TRIGD

CLKDIV4D_5
CLKDIV8D_3
CLKDIV16D_2
CLKDIV32D_3

E50 NAND_4
E49 CLK D Q Q̄ DFF → TRIGF

CLKDIV32D
CLKDIV16D_2
CLKDIV8D_3
CLKDIV4D_5

E59 NAND_4
E60 CLK D Q Q̄ DFF → TRIGE

CLKDIV32D_3
CLKDIV4D_5

D69 AND_2
D70 CLK D Q Q̄ DFF → TRIGG

CLKDIV4D_5
CLKDIV8D_3
CLKDIV16D_2
CLKDIV32D

E56 NAND_4
E55 AND_2
E54 CLK D Q Q̄ DFF
CLKDIV4_BUF
F63 XOR_2 → TRIGH

CLKDIV8D_3
CLKDIV4D_3
CLKDIV16D_3
CLKDIV32D

E57 NAND_4

D87 INV D86 INV
TRIGC

D96 INV → D96
TRIGC

C91 INV C90 INV
TRIGB

TRIGC
D92 BUF D97 INV D98 INV
D93 INV → D93

A124 INV
CLKDIV8D_2

H57

A123 INV
CLKDIV4D_4
A118 INV

842
A117 010
A122 001
A119 000

A120 INV
CLKDIV2D_3
A121 INV

A117 NAND_4
B98 BUF → B98
B99 BUF → B99

A122 NAND_4
B77 BUF → B77

A119 NAND_4
A117B BUF → A117B

H58
A B
X0 X1 X2 X3
DEC2
CLKDIV16D_4
CLKDIV32D_4

CLK_BUF
F118 NOR_2 → F118

J70 NOR_2 → J70

H57 NOR_2 → H57

842
H61A 010

H61B NOR_2
H61A NAND_4 → H61A

CLKDIV8D_2
H59 INV

CLKDIV4D_4
H63 INV H62 INV

CLKDIV2D_3
H60 INV

K47 INV K44 INV J70
CLKDIV8D_2

K45 INV K48 INV
CLKDIV4D_4

K46 INV J66 INV
CLKDIV2D_3

K50 NAND_4
B69 BUF → B69
B72 BUF → B72

J64 NAND_4 → J64

842
K50 101
J64 010
J65 110
J62 100
J63 000
K49 001

J65 NAND_4
B74 BUF → B74

J62 NAND_4
K54 BUF K2 INV K1 INV
L9 INV → L9

J63 NAND_4
J72 BUF → J72

K49 NAND_4 → K49

H98 INV F123 INV F118
CLKDIV8D_2

H99 INV J107 INV
CLKDIV4D_4

A126 INV N139 INV
CLKDIV2D_3

842
N144 110
N145 010
N149 000
N146 100
N152 001
M93 101

N144 NAND_4
N147 BUF → N147

N145 NAND_4 → N145

N149 NAND_4 → N149

N146 NAND_4 → N146

N152 NAND_4
V128 BUF → V128
N152

M93 NAND_4
N151 BUF → N151

This is a schematic diagram (page 5 of 55) titled "Konami 054539 INTERNAL RAM".

Key labels and components visible on the schematic:

Top left section (clock dividers):
- CLKDIV512T → A113 (INV) → A112 (BUF)
- CLKDIV16 → N82 (BUF)
- CLKDIV8 → P85 (BUF)
- CLKDIV4 → P83 (BUF)
- P90 (NAND_2), P84A (NAND_2), P84B (NAND_3)
- VCC, ROMA_A4, MUX_ACTIVE → P89B (NAND_6)
- ROMA_A4, ROMA_A3
- P89A (OR_2), P88 (NAND_2) → CLK_BUF → P87 (DFF: CLK, D, Q, Q̄)
- ROMA_A5 → P91 (DFF: CLK, D, Q, Q̄)
- Internal RAM write pulse gen From internal source: REG22F_D7 → P86 (NOR_2)

Middle section:
- Internal RAM write pulse gen From CPU access source
- VCC → P72 (DFFR: CLK, D, Q, R̄) → N43/P67 → P73 (CLK_BUF)
- CPU_WR_IRAM → P73 NOR_3 → P74 (DFFR: CLK, D, Q, R̄)
- IRAM_INT
- N45 (AND_2) → N46 (MUX21N: A, B, S) → M37/S8 → N47 (AOI) → N48 (INV) → RAM_A_WR
- PIN_AB00 → P75A (NOR_2) → P75B (MUX21ND: A, B, S) → P76 (AOI) → P77 (INV) → RAM_B_WR

P70 (INV) → P55 (INV) → AA52 (INV):
- N43 → P70
- Select between CPU or internal access

Top right — address multiplexers and flip-flops:
- L13, K10 (INV), K11 (INV)
- CLK_BUF → K10/K11
- ROMA_D0 / PIN_AB01 → AA82 (MUX21ND: A,B,Z,S) → AA79 (BUF) → AA83 (DFFQ: CLK, D, Q) → AA54 (INV) → RAM_A0
- ROMA_D1 / PIN_AB02 → Z45 (MUX21ND) → AA76 (BUF) → Z46 (DFFQ) → AA56 (INV) → RAM_A1
- ROMA_D2 / PIN_AB03 → Z40 (MUX21ND) → AA73 (BUF) → Z41 (DFFQ) → AA57 (INV) → RAM_A2
- ROMA_D3 / PIN_AB04 → Z42 (MUX21ND) → AA71 (BUF) → Z43 (DFFQ) → AA61 (INV) → RAM_A3
- ROMA_D4 / PIN_AB05 → Z32 (MUX21ND) → AA66 (BUF) → Z31 (DFFQ) → AA51 (INV) → RAM_A4
- ROMA_D5 / PIN_AB06 → Z33 (MUX21ND) → AA69 (BUF) → Z34 (DFFQ) → AA59 (INV) → RAM_A5
- ROMA_D6 / PIN_AB07 → Z35 (MUX21ND) → AA68 (BUF) → Z36 (DFFQ) → AA62 (INV) → RAM_A6

Left-middle section:
- PIN_AB09 / PIN_NCS → R79 (OR_2)
- PIN_NWR → R86 (NOR_2) → R84 (OR_2) → CPU_WR_IRAM
- PIN_NRD → R85 (NOR_2) → CPU_IRAM
- R83_NQ → R82 (OR_2) → PIN_WAIT

Bottom-left section:
- CLKDIV2D_3 / CLKDIV4D_2 → P59 (DEC2: A, B, X0, X1, X2, X3)
- PIN_DTS1 / PIN_DTS2 → P61 (DEC2: A, B, X0, X1, X2, X3)
- P60 (NOR_2), P64 (NOR_2), P65 (NOR_2), P63 (NOR_2)
- P62 (NOR_4) → P66 (OR_2) → P67 (AND_2) → P67
- CPU_IRAM / TESTREG2_D5 / VCC / CLK_BUF → P69 (DFFSR: D, SET̄, RESET, CLK, Q̄, Q)
- P67 / CPU_IRAM / VCC / CLK_BUF → R83 (DFFSR: D, SET̄, RESET, CLK, Q̄, Q) → R83_NQ
- CPU_REGS → R74 (INV) → R72 (AND_2) → PIN_DTAC

RAMA block (RAM8_7):
- RAM_A_DIN0–7 → D0–D7
- Q0–Q7 → RAM_A_DOUT0–7
- RAM_A0–A6 → A0–A6
- RAM_A_WR → WĒ

RAMB block (RAM8_7):
- RAM_B_DIN0–7 → D0–D7
- Q0–Q7 → RAM_B_DOUT0–7
- RAM_B0–B6 → A0–A6
- RAM_B_WR → WĒ

- Sub-clk pulse gen ?

Konami 054539
RAM B DATA

Konami 054539
EXT MEM CONTROL

TITLE: Konami 054539 EXT MEM CONTROL
DATE: 9/25/2025
PAGE: 12/55
BY: Sean Gonsalves
REV: @REV

Registers 200~22F

Konami 054539
REG DECODE

TITLE: Konami 054539 REG DECODE
DATE: 9/25/2025
BY: Sean Gonsalves   REV: @REV

PIN_AB09 — R76 INV
PIN_NCS — R75 NOR_2 — CPU_REGS
PIN_AB03 — S54 INV — S81 INV
PIN_AB04 — S69 INV — S74 INV
PIN_AB05 — S55 INV — S73 INV
PIN_NWR

S75 011xxx 18~1F NAND_4 — S90 NOR_2 — WR181F
S76 001xxx 08~0F NAND_4 — S84 NOR_2 — WR080F
S77 101xxx 28~2F NAND_4 — V83 NOR_2 — WR282F
S78 000xxx 00~07 NAND_4 — S85 NOR_2 — WR0007
S79 100xxx 20~27 NAND_4 — S89 NOR_2 — WR2027
S80 010xxx 10~17 NAND_4 — S83 NOR_2 — WR1017

PIN_AB00 — W73 INV — W79 INV
PIN_AB01 — V84 INV — V92 INV
PIN_AB02 — W68 INV — W77 INV
WR282F
V94 INV   S77

V91 101111 2F NAND_4 — WR22F
W70 101011 2B NAND_4 — WR22B
V95 101101 2D NAND_4 — ACCESS22D
W69 101001 29 NAND_4 — WR229
W75 101000 28 NAND_4 — WR228
W74 101010 2A NAND_4 — WR22A
W81 101110 2E NAND_4 — WR22E

PIN_AB00 — AA126 INV — AA138 INV
PIN_AB01 — AA127 INV — AA137 INV
PIN_AB02 — AA125 INV — AA136 INV
WR181F

AA128 011111 1F NAND_4 — WR21F
AA129 011011 1B NAND_4 — WR21B
AA130 011101 1D NAND_4 — WR21D
AA131 011001 19 NAND_4 — WR219
AA132 011000 18 NAND_4 — WR218
AA133 011010 1A NAND_4 — WR21A
AA134 011100 1C NAND_4 — WR21C
AA135 011110 1E NAND_4 — WR21E

PIN_AB00 — W82 INV — X73 INV
PIN_AB01 — W83 INV — X97 INV
PIN_AB02 — X95 INV — X101 INV
WR2027

X87 100111 27 NAND_4 — WR227
X91 100101 25 NAND_4 — WR225
X90 100001 21 NAND_4 — WR221
X76 100000 20 NAND_4 — WR220
X74 100010 22 NAND_4 — WR222
X75 100100 24 NAND_4 — WR224
X93B 100011 23 NAND_4 — WR223

PIN_AB00 — R77 INV — T55 INV
PIN_AB01 — R78 INV — S82 INV
PIN_AB02 — R81 INV — R80 INV
WR1017

T61 010111 17 NAND_4 — WR217
T62 010011 13 NAND_4 — WR213
T60 010101 15 NAND_4 — WR215
T59 010001 11 NAND_4 — WR211
T57 010000 10 NAND_4 — WR210
T58 010010 12 NAND_4 — WR212
T54 010100 14 NAND_4 — WR214
T56 010110 16 NAND_4 — WR216

PIN_AB00 — AA88 INV — AA78 INV
PIN_AB01 — AA81 INV — AA77 INV
PIN_AB02 — AA85 INV — AA75 INV
WR0007

AA55 000111 07 NAND_4 — WR207
AA58 000011 03 NAND_4 — WR203
AA60 000101 05 NAND_4 — WR205
AA63 000001 01 NAND_4 — WR201
AA65 000000 00 NAND_4 — WR200
AA67 000010 02 NAND_4 — WR202
AA70 000100 04 NAND_4 — WR204
AA72 000110 06 NAND_4 — WR206

PIN_AB00 — Z51 INV — Y49 INV
PIN_AB01 — AA53 INV — AA84 INV
PIN_AB02 — AA87 INV — AA86 INV
WR080F

Z49 001111 0F NAND_4 — WR20F
Z37 001101 0D NAND_4 — WR20D
W30 001001 09 NAND_4 — WR209
Y45 001000 08 NAND_4 — WR208
Y47 001010 0A NAND_4 — WR20A
Y46A 001100 0C NAND_4 — WR20C
Y48 001110 0E NAND_4 — WR20E
Y30 001011 0B NAND_4 — WR20B

V77 — DFF4Q
- $\overline{WR22F}$ → CLK
- PIN_DB0_IN_BUF → D0, Q0 → REG22F_D0
- PIN_DB1_IN_BUF → D1, Q1 → REG22F_D1
- PIN_DB4_IN_BUF → D2, Q2 → REG22F_D4
- PIN_DB5_IN_BUF → D3, Q3 → REG22F_D5

V78 — LATCHR
- PIN_DB7_IN_BUF → D, Q → REG22F_D7
- $\overline{WR22F}$ → E, NQ
- RES → R

AH85 — BUF
- $\overline{WR225}$

AH83 — LATCHL
- PIN_DB5_IN_BUF → D, Q → REG225_D5

AH82 — LATCHL
- PIN_DB4_IN_BUF → D, Q → REG225_D4

AH91 — LATCHL
- PIN_DB1_IN_BUF → D, Q

AH89 — LATCHL
- PIN_DB0_IN_BUF → D, Q

AH90 — MUX21N
- A, B, Z
- S ← CLKDIV64_BUF2

AH92 — INV → AH92

T117 — INV
T128 — INV
T129 — INV
$\overline{WR22E}$

T119 — INV
T118 — LATCHN
- PIN_DB7_IN_BUF → D, NQ → REG22E_D7

M75 — LATCHNN
- PIN_DB6_IN_BUF → D, NQ → REG22E_D6

N98 — LATCHNN
- PIN_DB5_IN_BUF → D, NQ → REG22E_D5

N96 — LATCHNN
- PIN_DB4_IN_BUF → D, NQ → REG22E_D4

M73 — LATCHNN
- PIN_DB3_IN_BUF → D, NQ → REG22E_D3

M69 — LATCHNN
- PIN_DB2_IN_BUF → D, NQ → REG22E_D2

M67 — LATCHNN
- PIN_DB1_IN_BUF → D, NQ → REG22E_D1

M71 — LATCHNN
- PIN_DB0_IN_BUF → D, NQ → REG22E_D0

AB73 — INV
AB75 — INV
AB74 — INV
$\overline{WR217}$

AE52 — LATCHN
- PIN_DB7_IN_INV2 → D, NQ → REG217_D7

AE48 — LATCHN
- PIN_DB6_IN_INV2 → D, NQ → REG217_D6

AE41 — LATCHN
- PIN_DB5_IN_INV2 → D, NQ → REG217_D5

AE51 — LATCHN
- PIN_DB4_IN_INV2 → D, NQ → REG217_D4

AE50 — LATCHN
- PIN_DB3_IN_INV2 → D, NQ → REG217_D3

AE47 — LATCHN
- PIN_DB2_IN_INV2 → D, NQ → REG217_D2

AC64 — LATCHN
- PIN_DB1_IN_INV2 → D, NQ → REG217_D1

AC66 — LATCHN
- PIN_DB0_IN_INV2 → D, NQ → REG217_D0

TITLE:	DATE:
Konami 054539 REGISTERS 2	9/25/2025
	PAGE:
BY: Sean Gonsalves REV: @REV	17/55

Column 1 (WR218):
- AB58 INV
- AB60 INV — AB59 INV — WR218
- AG39 D E NQ LATCHN → REG218_D7 (PIN_DB7_IN_INV2)
- AH39 LATCHN → REG218_D6 (PIN_DB6_IN_INV2)
- AG38 LATCHN → REG218_D5 (PIN_DB5_IN_INV2)
- AG37 LATCHN → REG218_D4 (PIN_DB4_IN_INV2)
- AH51 LATCHN → REG218_D3 (PIN_DB3_IN_INV2)
- AG36 LATCHN → REG218_D2 (PIN_DB2_IN_INV2)
- AG35 LATCHN → REG218_D1 (PIN_DB1_IN_INV2)
- AF58 LATCHN → REG218_D0 (PIN_DB0_IN_INV2)

Column 2 (WR220):
- AB67 INV
- AB69 INV — AB68 INV — WR220
- AC51 LATCHN → REG220_D7 (PIN_DB7_IN_INV2)
- AC50 LATCHN → REG220_D6 (PIN_DB6_IN_INV2)
- AC62 LATCHN → REG220_D5 (PIN_DB5_IN_INV2)
- AC59 LATCHN → REG220_D4 (PIN_DB4_IN_INV2)
- AE49 LATCHN → REG220_D3 (PIN_DB3_IN_INV2)
- AE46 LATCHN → REG220_D2 (PIN_DB2_IN_INV2)
- AE59 LATCHN → REG220_D1 (PIN_DB1_IN_INV2)
- AD63 LATCHN → REG220_D0 (PIN_DB0_IN_INV2)

Column 3 (WR21F):
- AB76 INV
- AB78 INV — AB77 INV — WR21F
- AF53 LATCHN → REG21F_D7 (PIN_DB7_IN_INV2)
- AF51 LATCHN → REG21F_D6 (PIN_DB6_IN_INV2)
- AF55 LATCHN → REG21F_D5 (PIN_DB5_IN_INV2)
- AF54 LATCHN → REG21F_D4 (PIN_DB4_IN_INV2)
- AE58 LATCHN → REG21F_D3 (PIN_DB3_IN_INV2)
- AE64 LATCHN → REG21F_D2 (PIN_DB2_IN_INV2)
- AE65 LATCHN → REG21F_D1 (PIN_DB1_IN_INV2)
- AF56 LATCHN → REG21F_D0 (PIN_DB0_IN_INV2)

Column 4 (WR21D):
- AB70 INV
- AB72 INV — AB71 INV — WR21D
- AG54 LATCHN → REG21D_D7 (PIN_DB7_IN_INV2)
- AH50 LATCHN → REG21D_D6 (PIN_DB6_IN_INV2)
- AG53 LATCHN → REG21D_D5 (PIN_DB0_IN_INV2)
- AG52 LATCHN → REG21D_D4 (PIN_DB4_IN_INV2)
- AH53 LATCHN → REG21D_D3 (PIN_DB3_IN_INV2)
- AG51 LATCHN → REG21D_D2 (PIN_DB2_IN_INV2)
- AG50 LATCHN → REG21D_D1 (PIN_DB1_IN_INV2)
- AF61 LATCHN → REG21D_D0 (PIN_DB0_IN_INV2)

Column 5 (WR216):
- AB64 INV
- AB65 INV — AB66 INV — WR216
- AG49 LATCHN → REG216_D7 (PIN_DB7_IN_INV2)
- AG34 LATCHN → REG216_D6 (PIN_DB6_IN_INV2)
- AG48 LATCHN → REG216_D5 (PIN_DB5_IN_INV2)
- AG47 LATCHN → REG216_D4 (PIN_DB4_IN_INV2)
- AH52 LATCHN → REG216_D3 (PIN_DB3_IN_INV2)
- AG46 LATCHN → REG216_D2 (PIN_DB2_IN_INV2)
- AG45 LATCHN → REG216_D1 (PIN_DB1_IN_INV2)
- AF60 LATCHN → REG216_D0 (PIN_DB0_IN_INV2)

Column 6 (WR21A):
- AB61 INV
- AB63 INV — AB62 INV — WR21A
- AG44 LATCHN → REG21A_D7 (PIN_DB7_IN_INV2)
- AH40 LATCHN → REG21A_D6 (PIN_DB6_IN_INV2)
- AG43 LATCHN → REG21A_D5 (PIN_DB5_IN_INV2)
- AG42 LATCHN → REG21A_D4 (PIN_DB4_IN_INV2)
- AH38 LATCHN → REG21A_D3 (PIN_DB3_IN_INV2)
- AG41 LATCHN → REG21A_D2 (PIN_DB2_IN_INV2)
- AG40 LATCHN → REG21A_D1 (PIN_DB1_IN_INV2)
- AF59 LATCHN → REG21A_D0 (PIN_DB0_IN_INV2)

Column 7 (WR21E):
- AB55 INV
- AB57 INV — AB56 INV — WR21E
- AC52 LATCHN → REG21E_D7 (PIN_DB7_IN_INV2)
- AC58 LATCHN → REG21E_D6 (PIN_DB6_IN_INV2)
- AC46 LATCHN → REG21E_D5 (PIN_DB5_IN_INV2)
- AC49 LATCHN → REG21E_D4 (PIN_DB4_IN_INV2)
- AC48 LATCHN → REG21E_D3 (PIN_DB3_IN_INV2)
- AC47 LATCHN → REG21E_D2 (PIN_DB2_IN_INV2)
- AC63 LATCHN → REG21E_D1 (PIN_DB1_IN_INV2)
- AC65 LATCHN → REG21E_D0 (PIN_DB0_IN_INV2)

Column 8 (WR219):
- AB85 INV
- AB82 INV — AB81 INV — WR219
- AD85 LATCHN → REG219_D7 (PIN_DB7_IN_INV2)
- AD84 LATCHN → REG219_D6 (PIN_DB6_IN_INV2)
- AD79 LATCHN → REG219_D5 (PIN_DB5_IN_INV2)
- AD70 LATCHN → REG219_D4 (PIN_DB4_IN_INV2)
- AC69 LATCHN → REG219_D3 (PIN_DB3_IN_INV2)
- AC68 LATCHN → REG219_D2 (PIN_DB2_IN_INV2)
- AC73 LATCHN → REG219_D1 (PIN_DB1_IN_INV2)
- AC72 LATCHN → REG219_D0 (PIN_DB0_IN_INV2)

Column 9 (WR221):
- AB118 INV
- AB126 INV — AB125 INV — WR221
- AH73 LATCHN → REG221_D7 (PIN_DB7_IN_INV2)
- AH71 LATCHN → REG221_D6 (PIN_DB6_IN_INV2)
- AE76 LATCHN → REG221_D5 (PIN_DB5_IN_INV2)
- AD105 LATCHN → REG221_D4 (PIN_DB4_IN_INV2)
- AD103 LATCHN → REG221_D3 (PIN_DB3_IN_INV2)
- AD102 LATCHN → REG221_D2 (PIN_DB2_IN_INV2)
- AD104 LATCHN → REG221_D1 (PIN_DB1_IN_INV2)
- AC85 LATCHN → REG221_D0 (PIN_DB0_IN_INV2)

Column 10 (WR224):
- AB110 INV
- AB115 INV — AB114 INV — WR224
- AG49 ... REG224_D7
- AB112 LATCHNN → REG224_D6 (PIN_DB6_IN_BUF)
- AB92 LATCHNN → REG224_D5 (PIN_DB5_IN_BUF)
- AB97 LATCHNN → REG224_D4 (PIN_DB4_IN_BUF)
- AB108 LATCHNN → REG224_D3 (PIN_DB3_IN_BUF)
- AB106 LATCHNN → REG224_D2 (PIN_DB2_IN_BUF)
- AB93 LATCHNN → REG224_D1 (PIN_DB1_IN_BUF)
- AB95 LATCHNN → REG224_D0 (PIN_DB0_IN_BUF)

TITLE:
Konami 054539
REGISTER MUX

DATE: 9/25/2025
PAGE: 18/55
BY: Sean Gonsalves
REV: @REV

Konami 054539 — MULA A INPUTS

Title block

TITLE:	DATE:
Konami 054539 MULA A INPUTS	9/25/2025
BY: Sean Gonsalves	REV: @REV PAGE: 19/55

Notes: "Channel volume and Reverb volume ?", "External memory address up-counter for CPU access"

Left section signal labels:
B69, B72, TRIGE, TESTREG1_D3

Latch/mux rows (MULA_A outputs):
- PIN_RD07_IN → MULA_A7
- PIN_RD06_IN → MULA_A6
- PIN_RD05_IN → MULA_A5
- PIN_RD04_IN → MULA_A4
- PIN_RD03_IN → MULA_A3
- PIN_RD02_IN → MULA_A2
- PIN_RD01_IN → MULA_A1
- PIN_RD00_IN → MULA_A0

MUX inputs: MUX_A_D7, MUX_B_D7, MUX_A_D6, MUX_B_D6, MUX_A_D5, MUX_B_D5, MUX_A_D4, MUX_B_D4, MUX_A_D3, MUX_B_D3, MUX_A_D2, MUX_B_D2, MUX_A_D1, MUX_B_D1, MUX_A_D0, MUX_B_D0

Gate references: B58, B56, B55, C64, C61, C62, A106, A96, C71, B73, C76, B83, C75, B65, C74, B59, C73, B61, C70, B64, B60, B80, B62, B79, B81, B82, B76, B68, B67, B66, B75, B71, B70, B78, A84, A82, A80, A78, A94, A90, A88, A86

Middle section:
- AR39, AP21, AP22, AR40, AP24, AP23, AJ130, AJ62, AJ63, AJ64, J64
- AJ65, AJ67, AJ69, AJ71, AJ73, AJ77, AJ79, AJ81 (LATCHNN)
- MUX_B_D1, MUX_B_D4, MUX_B_D5, MUX_B_D2, MUX_B_D6, MUX_B_D0, MUX_B_D3, MUX_B_D4
- AN26 → AN26, AN27 → AN27, AN28 → AN28, AP26 → AP26, AP20 → AP20, AP25 → AP25, AP39 → AP39, AP40 → AP40

Clock buffers:
- CLKDIV4 → AB128 (BUF)
- CLKDIV8 → AB124 (BUF)
- CLKDIV16 → AB164 (BUF)
- CLKDIV32 → AB163 (BUF)
- AB166 NAND_4 → CLKDIV4_BUF, CLKDIV8_BUF
- CLKDIV2D_4 → AJ117 (INV) → AJ114

DFF column (SRA):
- AJ106 → AJ106 (CLKDIV2D_4, AB167)
- AF44 → SRA11
- AF49 → SRA10
- AF50 → SRA9
- AJ1 → SRA8
- AJ2 → SRA7
- AJ105 → SRA6
- AH112 → SRA5
- AH113 → SRA4
- AH114 → SRA3
- AH115 → SRA2
- AK77 → SRA1
- AK76 → SRA0
- AJ114 → AJ114
- AB167 → AB167

Lower clock divider chain:
- CLKDIV8D_3, CLKDIV16D_3 → F70 (NOR_2)
- CLKDIV32D → F69 (OR_2)
- CLKDIV4D_5 → F68 (DFF)
- F67 (BUF), CLKDIV2D_2 → F66 (DFF) → F3 (INV) → F42, F66 → F66, F3
- CLKDIV16D_3 → F74 (BUF) → F73 (DFF) → F72 (BUF) → F71 (DFF) → F17 (INV) → F45, F71 → F17

Right section — External memory address up-counter for CPU access:
- REG22F_D4 → N78 (BUF)
- ACCESS22D → T96 (INV)
- CLKDIV2D_3 → N71 (INV) → T95 (MUX21N)
- TESTREG2_D3
- T94 (DFFR) → ADDRCNT0
- T90 → ADDRCNT1
- T85 → ADDRCNT2
- T86 → ADDRCNT3
- S116 (MUX21N), S117 → ADDRCNT4
- S118 → ADDRCNT5
- S119 → ADDRCNT6
- S120 → ADDRCNT7
- R111 (MUX21N), R112 → ADDRCNT8
- P80 → ADDRCNT9
- P79 → ADDRCNT10
- P78 → ADDRCNT11
- N73 (MUX21N), N72 → ADDRCNT12
- M55 → ADDRCNT13
- M56 → ADDRCNT14
- M50 → ADDRCNT15
- M49 → ADDRCNT16

Konami 054539
MULA B INPUTS

TITLE: Konami 054539 — MULA B INPUTS
DATE: 9/25/2025
BY: Sean Gonsalves
REV: @REV
PAGE: 20/55

This page is a full-page electronic schematic diagram (page 21 of 55).

CLKDIV32_BUF
V97
BUF
V97

V96
BUF
CLKDIV512D2
V93
NAND_2
CLKDIV512D3

M5
CLKDIV64D_3 — A
CLKDIV128D_3 — B
CLKDIV256D_3 — C
X0 X1 X2 X3 X4 X5 X6 X7
DEC3

M4 OR_2 — M4
M3 OR_2 — M3
M6 OR_2 — M6
M7 OR_2 — M7
M2 OR_2 — M2
M1 OR_2 — M1
M8 OR_2 — M8
M9 OR_2 — M9

MULB
MULB_A0–MULB_A15 : A0–A15
MULB_B0–MULB_B15 : B0–B15
Z0–Z31
MULB_OUT0–MULB_OUT15
MUL161632

MULA
MULA_A0–MULA_A15 : A0–A15
MULA_B0–MULA_B15 : B0–B15
GND
Z0–Z31
MULA_OUT0–MULA_OUT23
MUL161632

ROMA
ROMA_A0–ROMA_A8 : A0–A8
ROMA_CLK : CK
D0–D6 : ROMA_D0–ROMA_D6
ROM7_9

ROMB
ROMB_A0–ROMB_A7 : A0–A7
CLKDIV2D_5 : CK
D0–D15 : ROMB_D0–ROMB_D15
ROM16_8

TITLE:
Konami 054539
ROM AND MULTIPLIERS
BY: Sean Gonsalves
REV: @REV
DATE: 9/25/2025
PAGE: 22/55

G99
PIN_AXXA — CLK
PIN_AXDA — D
DFF
F102
BUF
AXDA_SYNC

D120 INV
D123 INV
D124 INV
PIN_AXXA

C131 INV
C130 INV
PIN_YMD

PIN_AXWA

C127B INV
PIN_ALRA

C127A AND_2
C126 AND_2

B128 MUX21D
B130 MUX21D
C128 MUX21D

A139 CLK D DFF
B132 CLK D DFF
D121 CLK D DFF

CLK_BUF

E110 CLK D DFF

G113 INV
F101 INV — F101
G104 INV

J108 INV — J108
D122 INV — D122

AA121 INV
AB103A
AB79
AA120 NOR_2

CLKDIV128D_3
CLKDIV512D
CLKDIV64D
AH107 OR_4

CLKDIV128D_4
AH103 OR_4

SRA0
AH108 OR_2 — AH108
AH104 OR_2 — AH104

W87 BUF
CLKDIV128_BUF

W90 AND_2
REG224_D3

REG22F_D4
W91 NOR_4
PIN_DLY

W89
W92 CLK D R DFFR
RES
CLKDIV512D3

W93 OR_2 — W93

AUX DATA LATCHES

Konami 054539
AUX DATA LATCHES

DATE: 9/25/2025
PAGE: 25/55
BY: Sean Gonsalves   REV: @REV

Konami 054539 — START/STOP — Schematic page 28/55

Selected signal labels visible on the page:

- CLKDIV256D_3, CLKDIV128D_3, CLKDIV64D_3
- S50, Z27, AA44, AA43, AA74, Z47 (INV)
- T11, S40, AA35, W18, Z50, Z44, S46, S44 (NAND_2)
- REG207_D0, T18_NQ
- REG205_D0, R35_NQ
- REG203_D0, AA25_NQ
- REG201_D0, W15_NQ
- REG20F_D0, Y38_NQ
- REG20D_D0, Y37_NQ
- REG20B_D0, S34_NQ
- REG209_D0, N4_NQ
- Z28, Z30 (MUX41N), Z29 (MUX21ND) → LOOPFLAG
- P27, P24, P26, P20, P41, P25 (INV)
- CH3_ACTIVE, CH2_ACTIVE, CH1_ACTIVE, CH0_ACTIVE
- CH7_ACTIVE, CH6_ACTIVE, CH5_ACTIVE, CH4_ACTIVE
- P23, P21 (MUX41N), P22 (MUX21ND) → MUX_ACTIVE
- V133 (INV): PIN_RRMD → PIN_RRMD
- CLK_BUF2, RES
- Y22, T34, Y21, W25, V19, Z23, X15, Z17 (AND_3)
- Y23, T35, Y20, W26, V20, Z24, X16, Z16 (DFFR)
- Y9, Y18, Y16 → Y23 → Y23_Q
- S43, T19, T26 → T35 → T35_Q
- AA26, Y14, Y19 → Y20 → Y20_Q
- W9, V23, W23 → W26 → W26_Q
- V24, V30, V22 → V20 → V20_Q
- AA36, Z20, Z19 → Z24 → Z24_Q
- X8, W24, X13 → X16 → X16_Q
- AA33, Z14, Z12 → Z16 → Z16_Q
- T23, T30, V31, V32, V25, T24 (INV)
- T31, T33 (MUX41N), T32 (MUX21ND), R88 (INV) → R88
- Y23_Q, T35_Q, Y20_Q, W26_Q
- V20_Q, Z24_Q, X16_Q, Z16_Q

Konami 054539
ROMA ADDRESS

TITLE:
Konami 054539
ROMA ADDRESS
DATE: 9/25/2025
PAGE: 29/55
BY: Sean Gonsalves   REV: @REV

ADDA15
ADDA14
ADDA13
ADDA12
ADDA11
ADDA10
ADDA9
ADDA8
ADDA7
ADDA6
ADDA5
ADDA4
ADDA3
ADDA2
ADDA1
ADDA0

ADDA31
ADDA30
ADDA29
ADDA28
ADDA27
ADDA26
ADDA25
ADDA24
ADDA23
ADDA22
ADDA21
ADDA20
ADDA19
ADDA18
ADDA17
ADDA16

ADDA39
ADDA38
ADDA37
ADDA36
ADDA35
ADDA34
ADDA33
ADDA32

TITLE:
Konami 054539
ADDER A - FRAC
BY: Sean Gonsalves   REV: @REV
DATE:
9/25/2025
PAGE:
31/55

Konami 054539
ADDER B - SAMPLE ADDRESS

TITLE: Konami 054539 / ADDER B - SAMPLE ADDRESS
DATE: 9/25/2025
BY: Sean Gonsalves
REV: @REV
PAGE: 32/55

ADDER C - SAMPLE VALUE schematic diagram.

Konami 054539
ADDER C - SAMPLE VALUE

TITLE:		DATE:
Konami 054539		9/25/2025
ADDER C - SAMPLE VALUE		PAGE:
BY: Sean Gonsalves	REV: @REV	33/55

Konami 054539
ADDER D

BY: Sean Gonsalves   REV: @REV

DATE: 9/25/2025

PAGE: 34/55

TITLE:
Konami 054539
LATCHES AND MUX F
BY: Sean Gonsalves
DATE: 9/25/2025
REV: @REV
PAGE: 35/55

DPCM STEP schematic diagram.

Inputs/signals shown include: ADDA16, ADDA_LAT_B0, REVERSE, RD_REG0–RD_REG7, N37_X0–N37_X6.

Gate labels: T133 (XNOR_2), T132 (XOR_2), T125 (INV), T124 (NOR_2), T126 (NOR_2), N38 (AOI22), N35 (AOI22), N36 (AOI22), P54 (AOI22), N37 (DEC3), N21 (INV), P46 (BUF), P48 (AOI22), P47 (BUF), N26 (AOI22), N25 (BUF), N24 (AND_2), N27 (AND_2), N39 (AOI22), N40 (BUF), N20 (AND_2), N19 (AOI22), N18 (BUF), N32 (AND_2), N33 (AOI22), N34 (BUF), N28 (AND_2), N23 (AOI22), N22 (BUF), N29 (AND_2), N30 (AOI22), N31 (BUF).

N37 decoder outputs: X0–X7 → N37_X0, N37_X1, N37_X2, N37_X3, N37_X4, N37_X5, N37_X6.

Outputs: DPCM_STEP0–DPCM_STEP7.

TITLE:
Konami 054539
STEP TYPE MUX
DATE: 9/25/2025
PAGE: 37/55
BY: Sean Gonsalves   REV: @REV

TESTREG2_D2
DTYPE0
R73 OR_2
R71 BUF

CLKDIV8D_2
S47 INV
S48 INV
S49 INV

RD_REG7 — S67 CLK D S Q̄ DFFSNNQ — RD_REG2_7
RD_REG6 — S68 CLK D S Q̄ DFFSNNQ — RD_REG2_6
RD_REG5 — X34 CLK D S Q̄ DFFSNNQ — RD_REG2_5
RD_REG4 — X33 CLK D S Q̄ DFFSNNQ — RD_REG2_4
RD_REG3 — Z48 CLK D S Q̄ DFFSNNQ — RD_REG2_3
RD_REG1 — X36 CLK D S Q̄ DFFSNNQ — RD_REG2_1
RD_REG2 — X35 CLK D S Q̄ DFFSNNQ — RD_REG2_2
RD_REG0 — X37 CLK D S Q̄ DFFSNNQ — RD_REG2_0

DTYPE2 — AA42 INV — S60 INV — DTYPE2_BUF
DTYPE1 — AA41 INV — S61 INV — DTYPE1_BUF

DPCM_STEP7 / DPCM_STEP6 / DPCM_STEP2 — V45 D0 D1 D2 D3 S0 S1 Z MUX41N — V44 INV — STEP10
DPCM_STEP5 / DPCM_STEP1 — V41 D0 D1 D2 D3 S0 S1 Z MUX41N — V40 INV — STEP9
DPCM_STEP4 / DPCM_STEP0 — V42 D0 D1 D2 D3 S0 S1 Z MUX41N — V43 INV — STEP8
DPCM_STEP3 / GND / AA41 / AA42 — S56 D0 D1 D2 D3 S0 S1 Z MUX41N — S57 INV — STEP7
DPCM_STEP6 / DPCM_STEP2 — V46 D0 D1 D2 D3 S0 S1 Z MUX41N — V47 INV — STEP6
DPCM_STEP5 / DPCM_STEP1 — X46 D0 D1 D2 D3 S0 S1 Z MUX41N — X47 INV — STEP5
DPCM_STEP4 / DPCM_STEP0 — W29 D0 D1 D2 D3 S0 S1 Z MUX41N — W28 INV — STEP4
DPCM_STEP3 — X44 D0 D1 D2 D3 S0 S1 Z MUX41N — X45 INV — STEP3
DPCM_STEP2 — X42 D0 D1 D2 D3 S0 S1 Z MUX41N — X43 INV — STEP2
DPCM_STEP1 — X41 D0 D1 D2 D3 S0 S1 Z MUX41N — X40 INV — STEP1
DPCM_STEP0 — X39 D0 D1 D2 D3 S0 S1 Z MUX41N — X38 INV — STEP0

RD_REG2_7
RD_REG2_6
RD_REG2_5
RD_REG2_4
RD_REG2_3
RD_REG2_2
RD_REG2_1
RD_REG2_0

DPCM_STEP7 — S63 A B S Z MUX21N — RD_REG7 — S62 INV — STEP15
DTYPE2_BUF / DTYPE1_BUF — S64 OR_2
AA42 — S53 INV

RD_REG6 / DPCM_STEP6 / AA41 — S59 A B S OVDD MUX21ND — S58 A B S OVDD MUX21ND — STEP14
RD_REG5 / DPCM_STEP5 — S52 A B S MUX21ND — S51 A B S MUX21ND — STEP13
RD_REG4 / DPCM_STEP4 — T42 A B S MUX21ND — T41 A B S MUX21ND — STEP12
RD_REG3 / DPCM_STEP3 — T43 A B S MUX21ND — T44 A B S MUX21ND — STEP11

DTYPE2 / DTYPE1 — Z26 NAND_2 — V39 AND_2
STEP7 —
V38C STEP6 STEP5 STEP4 STEP3 STEP2 STEP1 STEP0 NOR_8 — V38B INV — V38A NAND_2 — V38A   Stop marker detect ?

DTYPE2 — Y46B INV
STEP12 — V34 AND_2
STEP13 — V35 AND_2
STEP14 — V33D AND_2
STEP9 — V37 AND_2
STEP11 — V36 AND_2
STEP10 — V33C AND_2
STEP8 — V33B AND_2
STEP15 — V33 INV
V34B NOR_8

TITLE: Konami 054539 FINAL OUTPUT PISO
DATE: 9/25/2025
PAGE: 38/55
BY: Sean Gonsalves
REV: @REV

TITLE:
Konami 054539
REGISTERS E
BY: Sean Gonsalves   REV: @REV
DATE: 9/25/2025
PAGE: 39/55

TITLE:

Konami 054539
MUX C

BY: Sean Gonsalves

DATE:
9/25/2025

PAGE:
41/55

REV: @REV

SRA6
AP49 INV
AR51 INV
AP48 INV

SRA5
AP66 INV
AS97 INV
AP65 INV

SRA1
AJ128 INV
AJ115 INV
AJ129 INV

AJ106
AJ104 INV
AJ96 INV
AJ103 INV

AJ83
AL62 INV
AN48 INV

AM47B
AN45 INV
AN49 INV

MULB_OUT15 — AR54 D E NQ LATCHN
MULB_OUT15 — AS85 D E NQ LATCHN
MULB_OUT15 — AJ99 D E NQ LATCHN
MULB_OUT15 — AL78 D E NQ LATCHN
AK61 D0 D1 D2 D3 Z S0 S1 MUX41N
AK60 BUF → MUXC15

MULB_OUT14 — AR65 D E NQ LATCHN
MULB_OUT14 — AS84 D E NQ LATCHN
MULB_OUT14 — AJ98 D E NQ LATCHN
MULB_OUT14 — AL77 D E NQ LATCHN
AK63 D0 D1 D2 D3 Z S0 S1 MUX41N
AK62 BUF → MUXC14

MULB_OUT13 — AR62 D E NQ LATCHN
MULB_OUT13 — AS81 D E NQ LATCHN
MULB_OUT13 — AJ97 D E NQ LATCHN
MULB_OUT13 — AL74 D E NQ LATCHN
AK65 D0 D1 D2 D3 Z S0 S1 MUX41N
AK64 BUF → MUXC13

MULB_OUT12 — AR63 D E NQ LATCHN
MULB_OUT12 — AS82 D E NQ LATCHN
MULB_OUT12 — AJ101 D E NQ LATCHN
MULB_OUT12 — AL75 D E NQ LATCHN
AK66 D0 D1 D2 D3 Z S0 S1 MUX41N
AK67 BUF → MUXC12

MULB_OUT11 AR51 — AR64 D E NQ LATCHN
MULB_OUT11 AS97 — AS83 D E NQ LATCHN
MULB_OUT11 AJ115 — AJ88 D E NQ LATCHN
MULB_OUT11 AJ96 — AL76 D E NQ LATCHN
AK69 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AK68 BUF → MUXC11

MULB_OUT10 — AR61 D E NQ LATCHN
MULB_OUT10 — AS80 D E NQ LATCHN
MULB_OUT10 — AJ87 D E NQ LATCHN
MULB_OUT10 — AL73 D E NQ LATCHN
AK70 D0 D1 D2 D3 Z S0 S1 MUX41N
AK71 BUF → MUXC10

MULB_OUT9 — AR60 D E NQ LATCHN
MULB_OUT9 — AS79 D E NQ LATCHN
MULB_OUT9 — AJ86 D E NQ LATCHN
MULB_OUT9 — AL72 D E NQ LATCHN
AK72 D0 D1 D2 D3 Z S0 S1 MUX41N
AK73 BUF → MUXC9

MULB_OUT8 — AR59 D E NQ LATCHN
MULB_OUT8 — AS78 D E NQ LATCHN
MULB_OUT8 — AJ79 D E NQ LATCHN
MULB_OUT8 — AL71 D E NQ LATCHN
AK74 D0 D1 D2 D3 Z S0 S1 MUX41N
AK75 BUF → MUXC8

MULB_OUT7 AR51 — AS89 D E NQ LATCHN
MULB_OUT7 AS97 — AS92 D E NQ LATCHN
MULB_OUT7 AJ115 — AL70 D E NQ LATCHN
MULB_OUT7 AJ96 — AR67 D E NQ LATCHN
AM59 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AM58 BUF → MUXC7

MULB_OUT6 AR51 — AS88 D E NQ LATCHN
MULB_OUT6 AS97 — AS91 D E NQ LATCHN
MULB_OUT6 AJ115 — AL69 D E NQ LATCHN
MULB_OUT6 AJ96 — AR58 D E NQ LATCHN
AM57 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AM56 BUF → MUXC6

MULB_OUT5 AR51 — AS87 D E NQ LATCHN
MULB_OUT5 AS97 — AS90 D E NQ LATCHN
MULB_OUT5 AJ115 — AL68 D E NQ LATCHN
MULB_OUT5 AJ96 — AR57 D E NQ LATCHN
AM55 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AM54 BUF → MUXC5

MULB_OUT4 AR51 — AS77 D E NQ LATCHN
MULB_OUT4 AS97 — AS86 D E NQ LATCHN
MULB_OUT4 AJ115 — AK57 D E NQ LATCHN
MULB_OUT4 AJ96 — AL67 D E NQ LATCHN
AK58 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AK59 BUF → MUXC4

MULB_OUT3 AR51 — AR66 D E NQ LATCHN
MULB_OUT3 AS97 — AS96 D E NQ LATCHN
MULB_OUT3 AJ115 — AJ100 D E NQ LATCHN
MULB_OUT3 AJ96 — AR50 D E NQ LATCHN
AM66 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AM67 BUF → MUXC3

MULB_OUT2 AR51 — AR68 D E NQ LATCHN
MULB_OUT2 AS97 — AS95 D E NQ LATCHN
MULB_OUT2 AJ115 — AJ102 D E NQ LATCHN
MULB_OUT2 AJ96 — AL79 D E NQ LATCHN
AM65 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AM64 BUF → MUXC2

MULB_OUT1 AR51 — AR56 D E NQ LATCHN
MULB_OUT1 AS97 — AS94 D E NQ LATCHN
MULB_OUT1 AJ115 — AJ90 D E NQ LATCHN
MULB_OUT1 AJ96 — AR49 D E NQ LATCHN
AM62 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AM63 BUF → MUXC1

MULB_OUT0 AR51 — AR55 D E NQ LATCHN
MULB_OUT0 AS97 — AS93 D E NQ LATCHN
MULB_OUT0 AJ115 — AJ89 D E NQ LATCHN
MULB_OUT0 AJ96 — AR48 D E NQ LATCHN
AM60 D0 D1 D2 D3 Z S0 S1 MUX41N
AN45 AL62
AM61 BUF → MUXC0

Konami 054539
ADDR OFFSET SELECT

BY: Sean Gonsalves REV: @REV DATE: 9/25/2025 PAGE: 42/55

Konami 054539
ACC C

TESTREG2_D7
PIN_AXWA
AJ31
AND_2
AJ32
CYCLERES
OR_2

AP12
INV

AN4
INV
AN5
INV
WR222

CLK_BUF
AB105
BUF

AP17
D E NQ
LATCHN
PIN_DB0_IN_BUF

AR22
D E NQ
LATCHN
PIN_DB1_IN_BUF

AR18
D E NQ
LATCHN
PIN_DB2_IN_BUF

AR20
D E NQ
LATCHN
PIN_DB3_IN_BUF

AR19
D E NQ
LATCHN
PIN_DB4_IN_BUF

AR21
D E NQ
LATCHN
PIN_DB5_IN_BUF

AS21
D E NQ
LATCHN
PIN_DB6_IN_BUF

AR17
D E NQ
LATCHN
PIN_DB7_IN_BUF

AR23
D0 Q0
D1 Q1
D2 Q2
D3 Q3
RCO
ENP ENT CLK LOAD MR
VCC
RES
COUNT163

AP18
D0 Q0
D1 Q1
D2 Q2
D3 Q3
RCO
ENP ENT CLK LOAD MR
VCC
RES
COUNT163

AP15
INV

AS20
INV

AP14
INV
AP13
INV
WR21B

AS24
D E NQ
LATCHN
PIN_DB0_IN_BUF

AS25
D E NQ
LATCHN
PIN_DB1_IN_BUF

AS22
D E NQ
LATCHN
PIN_DB2_IN_BUF

AS23
D E NQ
LATCHN
PIN_DB3_IN_BUF

AR15
D E NQ
LATCHN
PIN_DB4_IN_BUF

AR16
D E NQ
LATCHN
PIN_DB5_IN_BUF

AS19
D E NQ
LATCHN
PIN_DB6_IN_BUF

AR14
D E NQ
LATCHN
PIN_DB7_IN_BUF

AS26
D0 Q0
D1 Q1
D2 Q2
D3 Q3
RCO
ENP ENT CLK LOAD MR
VCC
RES
COUNT163

AN2
D0 Q0
D1 Q1
D2 Q2
D3 Q3
RCO
ENP ENT CLK LOAD MR
VCC
RES
COUNT163

AP4
INV

AP16
CLK D R Q
DFFR
RES
AP16_Q

AK13
CLK D Q Q
DFF
AK13

AP8
CLK D R Q
DFFR
AP8_Q

AL23
CLK D Q Q
DFF
AL23

AF117
CLK D Q Q
DFF
AF117

AF118A
CLKDIV4D_3
CLKDIV8D_4
CLKDIV16D_3
NOR_3

CYCLERES
AC75
OR_2
AC75

AF69
PIN_ALRA
TESTREG2_D7
AND_2

AB79
OR_2
AB79

AC74
GND
D0 Q0 AC74_Q0
D1 Q1 AC74_Q1
D2 Q2 AC74_Q2
D3 Q3 AC74_Q3
RCO
AC75
AB105
VCC
RES
ENP ENT CLK LOAD MR
COUNT163

AH65
GND
D0 Q0 AH65_Q0
D1 Q1 AH65_Q1
D2 Q2 AH65_Q2
D3 Q3 AH65_Q3
RCO
VCC
RES
ENP ENT CLK LOAD MR
COUNT163

AF68
PIN_AXDA
TESTREG2_D7
AND_2
AE75
OR_2

AE74
GND
D0 Q0 AE74_Q0
D1 Q1 AE74_Q1
D2 Q2 AE74_Q2
D3 Q3 AE74_Q3
RCO
AB105
VCC
RES
ENP ENT CLK LOAD MR
COUNT163

AF71
GND
D0 Q0 AF71_Q0
D1 Q1 AF71_Q1
D2 Q2 AF71_Q2
D3 Q3 AF71_Q3
RCO
VCC
RES
ENP ENT CLK LOAD MR
COUNT163

TITLE:
Konami 054539
COUNTERS
BY: Sean Gonsalves
REV: @REV
DATE:
9/25/2025
PAGE:
44/55

COMPARATORS schematic — Konami 054539

Left section labels:
WR21C, AP8_Q, AP6 INV, AP5 INV, AL22 INV, AK27 INV, AK26 INV, RES, AL29 CLK Q DFFSNQ, ACCB7, AK37 XNOR_2, AK35 NAND_8, AL17 INV

AL28 D E NQ LATCHN, PIN_DB7_IN_BUF
AL27 D E NQ LATCHN, PIN_DB6_IN_BUF
AK20 D E NQ LATCHN, PIN_DB5_IN_BUF
AK22 D E NQ LATCHN, PIN_DB4_IN_BUF
AK24 D E NQ LATCHN, PIN_DB3_IN_BUF
AK19 D E NQ LATCHN, PIN_DB2_IN_BUF
AL19 D E NQ LATCHN, PIN_DB1_IN_BUF
AK25 D E NQ LATCHN, PIN_DB0_IN_BUF

AL26 CLK D S DFFSNQ, ACCB6, AK38 XNOR_2
AK21 CLK D S DFFSNQ, ACCB5, AK33 XNOR_2
AK23 CLK D S DFFSNQ, ACCB4, AK32 XNOR_2
AK25 CLK D S DFFSNQ, ACCB3, AK31 XNOR_2
AK18 CLK D S DFFSNQ, ACCB2, AK39 XNOR_2
AK20 CLK D S DFFSNQ, ACCB1, AK30 XNOR_2
AK24 CLK D S DFFSNQ, ACCB0, AK34 XNOR_2

AL18 NOR_8
AL16 CLK J K R JKFFR, AL23, RES, Q Q̄, AL16
AK29 NOR_8, AK28 INV, AM15 BUF, AM15

Right section labels:
WR223, AJ5 INV, AJ4 INV, AJ3 INV, AJ12 INV, AJ14 INV, AJ13 INV, AP16_Q, RES, AL10 CLK Q DFFSNQ, ACCA7, AK3 XNOR_2, AK4 NAND_8, AL4 INV

AL11 D E NQ LATCHN, PIN_DB7_IN_BUF
AL7 D E NQ LATCHN, PIN_DB6_IN_BUF
AK15 D E NQ LATCHN, PIN_DB5_IN_BUF
AK16 D E NQ LATCHN, PIN_DB4_IN_BUF
AL9 D E NQ LATCHN, PIN_DB3_IN_BUF
AJ7 D E NQ LATCHN, PIN_DB2_IN_BUF
AJ11 D E NQ LATCHN, PIN_DB1_IN_BUF
AJ9 D E NQ LATCHN, PIN_DB0_IN_BUF

AL6 CLK D S DFFSNQ, ACCA6, AK2 XNOR_2
AK14 CLK D S DFFSNQ, ACCA5, AK7 XNOR_2
AK17 CLK D S DFFSNQ, ACCA4, AK8 XNOR_2
AL8 CLK D S DFFSNQ, ACCA3, AK9 XNOR_2
AJ6 CLK D S DFFSNQ, ACCA2, AK1 XNOR_2
AJ10 CLK D S DFFSNQ, ACCA1, AK10 XNOR_2
AJ8 CLK D S DFFSNQ, ACCA0, AK6 XNOR_2

AL5 NOR_8
AL3 CLK J K R JKFFR, AK13, RES, Q Q̄, AL3
AK12 NOR_8, AK11 INV, AL1 BUF, AL1

TITLE: Konami 054539 COMPARATORS
DATE: 9/25/2025
PAGE: 45/55
BY: Sean Gonsalves   REV: @REV

TITLE:
Konami 054539
MULB ACCs

DATE:
9/25/2025

PAGE:
46/55

BY: Sean Gonsalves   REV: @REV

Konami 054539 — ACC A and B schematic (page 47 of 55)

Left block — ACC A:
- AL12 (INV), AL13 (INV), AL14 (INV)
- AP16_Q input
- AP7 (FA1): A, B, CI, CO, S → AL1
- AM2 (FA1)
- AM3 (FA1)
- AM4 (FA1)
- AM5 (FA1)
- AM6 (FA1)
- AM7 (FA1)
- AR3 (FA1): VCC, GND inputs
- AL3 input
- Flip-flops (DFFSNNQ): AN1 → ACCA7, AM1 → ACCA6, AP1 → ACCA5, AP2 → ACCA4, AP3 → ACCA3, AP9 → ACCA2, AP10 → ACCA1, AP11 → ACCA0

Right block — ACC B:
- AL21 (INV), AM19 (INV), AM20 (INV)
- AP8_Q input
- AN3 (FA1): A, B, CI, CO, S → AM15
- AN8 (FA1)
- AN9 (FA1)
- AN10 (FA1)
- AN11 (FA1)
- AN12 (FA1)
- AN13 (FA1)
- AM18 (FA1): VCC, GND inputs
- AL16 input
- Flip-flops (DFFSNNQ): AM8 → ACCB7, AM9 → ACCB6, AM11 → ACCB5, AM12 → ACCB4, AM10 → ACCB3, AM13 → ACCB2, AM16 → ACCB1, AM17 → ACCB0

TITLE:
Konami 054539
TIMER
DATE:
9/25/2025
PAGE:
48/55
BY: Sean Gonsalves
REV: @REV

Z118
$\overline{RES}$ ▷──▷ BUF

Z126
INV

Z127   Z128
PIN_TS1 ▷──▷ INV ──▷ INV

Y110
PIN_RD07_IN ▷── CLK Q ──▷ TESTREG1_D7
                D
                $\overline{R}$
              DFFRQ

Y106
PIN_RD06_IN ▷── CLK Q   AJ54   AJ61
                D   ──▷ INV ──▷ INV ──▷ TESTREG1_D6
                $\overline{R}$
              DFFRQ

Y101
PIN_RD05_IN ▷── CLK Q ──▷ TESTREG1_D5
                D
                $\overline{R}$
              DFFRQ

Y102
PIN_RD04_IN ▷── CLK Q ──▷ TESTREG1_D4
                D
                $\overline{R}$
              DFFRQ

Y103
PIN_RD03_IN ▷── CLK Q ──▷ TESTREG1_D3
                D
                $\overline{R}$
              DFFRQ

Y104
PIN_RD02_IN ▷── CLK Q ──▷ TESTREG1_D2
                D
                $\overline{R}$
              DFFRQ

Y105
PIN_RD01_IN ▷── CLK Q ──▷ TESTREG1_D1
                D
                $\overline{R}$
              DFFRQ

Y112   Y111
PIN_RD00_IN ▷── CLK Q ──▷ BUF ──▷ TESTREG1_D0
                D
                $\overline{R}$
              DFFRQ

AA151
$\overline{RES}$ ▷──▷ BUF

AA142
INV

AA1145   AA144
PIN_TS2 ▷──▷ INV ──▷ INV

AA141
PIN_RD07_IN ▷── CLK Q ──▷ TESTREG2_D7
                D
                $\overline{R}$
              DFFRQ

AA143
PIN_RD06_IN ▷── CLK Q ──▷ TESTREG2_D6
                D
                $\overline{R}$
              DFFRQ

Z119   P68
PIN_RD05_IN ▷── CLK Q ──▷ INV ──▷ TESTREG2_D5
                D
                $\overline{R}$
              DFFRQ

AA139
PIN_RD04_IN ▷── CLK Q ──▷ TESTREG2_D4
                D
                $\overline{R}$
              DFFRQ

Z120
PIN_RD03_IN ▷── CLK Q ──▷ TESTREG2_D3
                D
                $\overline{R}$
              DFFRQ

AA140
PIN_RD02_IN ▷── CLK Q ──▷ TESTREG2_D2
                D
                $\overline{R}$
              DFFRQ

Z121
PIN_RD01_IN ▷── CLK Q ──▷ TESTREG2_D1
                D
                $\overline{R}$
              DFFRQ

Z116   Z115   Z185   X143
PIN_RD00_IN ▷── CLK Q ──▷ BUF ──▷ INV ──▷ INV ──▷ TESTREG2_D0
                D
                $\overline{R}$
              DFFRQ

A108
INV

A103
INV

A102
INV

A117B

H56
INV

H54
INV

H53
INV

H61A

F21
INV
F71

F61
INV

F20
INV
F66

F48
INV

D14

F95
D NQ
LATCHN
MUX_B_D7

H45
D E NQ
LATCHN
MUXD8

F89
D NQ
LATCHN
MUX_B_D6

H52
D E NQ
LATCHN
MUXD7

F94
D NQ
LATCHN
MUX_B_D5

H51
D E NQ
LATCHN
MUXD6

F93
D NQ
LATCHN
MUX_B_D4

H50
D E NQ
LATCHN
MUXD5

F92
D NQ
LATCHN
MUX_B_D3

H49
D E NQ
LATCHN
MUXD4

F91
D NQ
LATCHN
MUX_B_D2

H48
D E NQ
LATCHN
MUXD3

F90
D NQ
LATCHN
MUX_B_D1

H47
D E NQ
LATCHN
MUXD2

F96
D NQ
LATCHN
MUX_B_D0

H38
D E NQ
LATCHN
MUXD1

H40
D E NQ
LATCHN
MUXD0

H22_NQ
F53
D0 D1 D2 D3 Z
S0 S1
MUX41N
E37

F47
XOR_2
F47

H21_NQ
F54
D0 D1 D2 D3 Z
S0 S1
MUX41N
E40

D48
XOR_2
D48

H20_NQ
F58
D0 D1 D2 D3 Z
S0 S1
MUX41N
E47

D51
XOR_2
D51

H19_NQ
F59
D0 D1 D2 D3 Z
S0 S1
MUX41N
E46

D52
XOR_2
D52

H18_NQ
F56
D0 D1 D2 D3 Z
S0 S1
MUX41N
E43

D50
XOR_2
D50

H17_NQ
F50
D0 D1 D2 D3 Z
S0 S1
MUX41N
E38

D42
XOR_2
D42

H16_NQ
F60
D0 D1 D2 D3 Z
S0 S1
MUX41N
E48

D53
XOR_2
D53

H15_NQ
F55
D0 D1 D2 D3 Z
S0 S1
MUX41N
E42

D49
XOR_2
D49

H51
H50
H38
H40

D14

K63
D NQ
LATCHN
MUX_A_D7

L74
D E NQ
LATCHN
MUXD15

K59
D E NQ
LATCHN
MUX_A_D6

L91
D NQ
LATCHN
MUX_A_D5

L69
D E NQ
LATCHN
MUXD14

K57
D E NQ
LATCHN
MUX_A_D4

L77
D E NQ
LATCHN
MUXD13

K58
D E NQ
LATCHN
MUX_A_D3

L67
D E NQ
LATCHN
MUXD12

L88
D NQ
LATCHN
MUX_A_D2

L68
D E NQ
LATCHN
MUXD11

J73
D NQ
LATCHN
MUX_A_D1

L76
D E NQ
LATCHN
MUXD10

J71
D E NQ
LATCHN
MUX_A_D0

L75
D E NQ
LATCHN
MUXD9

L38_NQ
K32
D0 D1 D2 D3 Z
S0 S1
MUX41N
E36

L48
XOR_2
L48

L74

L37_NQ
K33
D0 D1 D2 D3 Z
S0 S1
MUX41N
E30

L49
XOR_2
L49

L36_NQ
K34
D0 D1 D2 D3 Z
S0 S1
MUX41N
F43

L42
XOR_2
L42

L35_NQ
K35
D0 D1 D2 D3 Z
S0 S1
MUX41N
F46

J41
XOR_2
J41

L34_NQ
K36
D0 D1 D2 D3 Z
S0 S1
MUX41N
E29

J40
XOR_2
J40

L33_NQ
L61
D0 D1 D2 D3 Z
S0 S1
MUX41N
F44

J42
XOR_2
J42

L32_NQ
J53
D0 D1 D2 D3 Z
S0 S1
MUX41N
F49

J52
XOR_2
J52

L31_NQ
J54
D0 D1 D2 D3 Z
S0 S1
MUX41N
F52

J51
XOR_2
J51

Are these both CLKDIV32D ?

CLKDIV32D_2

CLKDIV4D_3
CLKDIV16D_2

REG224_D2
REG224_D6
CLKDIV128_BUF2

CLKDIV128D_4
CLKDIV128D_2

REG224_D1
REG224_D5

REG21E_D7 REG21F_D7
REG21E_D6 REG21F_D6
REG21E_D5 REG21F_D5
REG21E_D4 REG21F_D4
REG21E_D3 REG21F_D3
REG21E_D2 REG21F_D2
REG21E_D1 REG21F_D1
REG21E_D0 REG21F_D0

REG217_D7 REG220_D7
REG217_D6 REG220_D6
REG217_D5 REG220_D5
REG217_D4 REG220_D4
REG217_D3 REG220_D3
REG217_D2 REG220_D2
REG217_D1 REG220_D1
REG217_D0 REG220_D0

REG218_D7 REG21D_D7
REG218_D6 REG21D_D6
REG218_D5 REG21D_D5
REG218_D4 REG21D_D4
REG218_D3 REG21D_D3
REG218_D2 REG21D_D2
REG218_D1 REG21D_D1
REG218_D0 REG21D_D0

REG216_D7 REG21A_D7
REG216_D6 REG21A_D6
REG216_D5 REG21A_D5
REG216_D4 REG21A_D4
REG216_D3 REG21A_D3
REG216_D2 REG21A_D2
REG216_D1 REG21A_D1
REG216_D0 REG21A_D0

AD86 AD87 AD88 AD89 AD90 AD91 AD92 AD93
AD94 AD95 AD96 AD97 AD98 AD99 AD100 AD101

CLKDIV64_BUF2

AH98 BUF   AH153 INV   AH152 INV
CLKDIV64_BUF

AK91 INV
AK92 INV   AK93 INV
AH108

AG147 INV   AG146 INV
AH92

AM88 INV
AP86 INV   AP87 INV
AH104

AK78
RD7_REG1
AM79 DFFNNQ CLK D Q
RD7_REG1 DFFNNQ

AC161B
AE137B
AG135 D0 D1 D2 D3 Z S0 S1 MUX41N
AG134 INV   AG134

AN83
RD6_REG1
AM81 DFFNNQ
RD6_REG1

AC145B
AE136B
AH129 MUX41N
AH132 INV   AH132

AM71
RD5_REG1
AM73 DFFNNQ
RD5_REG1

AD164B
AE135B
AG132 MUX41N
AG133 INV   AG133

AL92
RD4_REG1
AM70 DFFNNQ
RD4_REG1

AD166B
AE134A
AH137 MUX41N
AH140 INV   AH140

AM72
RD3_REG1
AM74 DFFNNQ
RD3_REG1

AC147B
AE144B
AG142 MUX41N
AG143 INV   AG143

AM68
RD2_REG1
AM69 DFFNNQ
RD2_REG1

AC160B
AE139B
AH141 MUX41N
AH143 INV   AH143

AM75
RD1_REG1
AN72 DFFNNQ
RD1_REG1

AC146B
AE143B
AG144 MUX41N
AG145 INV   AG145

AM76
RD0_REG1
AN73 DFFNNQ
RD0_REG1

AD167B
AE138B
AH144 MUX41N
AH145 INV   AH145

AN77
RD7_REG2
AP78 DFFNNQ
RD7_REG2

AD171B
AF164
AH146 MUX41N
AH147 INV   AH147

AN78
RD6_REG2
AP80 DFFNNQ
RD6_REG2

AD162B
AF158
AG131 MUX41N
AG130 INV   AG130

AN79
RD5_REG2
AN81 DFFNNQ
RD5_REG2

AD165B
AF157
AH133 MUX41N
AH136 BUF   AH136

AN80
RD4_REG2
AN82 DFFNNQ
RD4_REG2

AD170B
AF163
AG140 MUX41N
AG141 INV   AG141

AN70
RD3_REG2
AN71 DFFNNQ
RD3_REG2

AD173B
AF169
AH150 MUX41N
AH151 INV   AH151

AM77
RD2_REG2
AN74 DFFNNQ
RD2_REG2

AD169B
AF161
AG137 MUX41N
AG136 INV   AG136

AM78
RD1_REG2
AN75 DFFNNQ
RD1_REG2

AD172B
AF166
AH148 MUX41N
AH149 INV   AH149

AM80
RD0_REG2
AN76 DFFNNQ
RD0_REG2

AD168B
AE141A
AG138 MUX41N
AG139 INV   AG139

TITLE: Konami 054539
DATE: 9/25/2025
BY: Sean Gonsalves   REV: @REV
PAGE: 54/55

TITLE:

Konami 054539

DATE:
9/25/2025

PAGE:
55/55

BY: Sean Gonsalves   REV: @REV

AJ57
AJ93B
NAND_2
AJ123
INV
AC162
INV

Y110
AJ93C
INV

AJ94
AJ95
INV
AC163
INV

H41
INV

H55
H44
INV
H43
INV

MUXF15
H37
CLK
D̄
Q̄
DFFNNQ
AB185
A
B
Z
S
S̄
MUX21D
AB185

K80
AG134
AB197
A
B
Z
S
S̄
MUX21D

MUXF14
F62
CLK
D̄
Q̄
DFFNNQ
AB184
A
B
Z
S
S̄
MUX21D
AB184

K85
AH132
AB196
A
B
Z
S
S̄
MUX21D

MUXF13
H39
CLK
D̄
Q̄
DFFNNQ
AB183
A
B
Z
S
S̄
MUX21D
AB183

K91
AG133
AB195
A
B
Z
S
S̄
MUX21D

MUXF12
L62
CLK
D̄
Q̄
DFFNNQ
AB181
A
B
Z
S
S̄
MUX21D
AB181

K78
AH140
AB194
A
B
Z
S
S̄
MUX21D

MUXF11
L63
CLK
D̄
Q̄
DFFNNQ
AB204
A
B
Z
S
S̄
MUX21D
AB204

L119
AG143
AB209
A
B
Z
S
S̄
MUX21D

MUXF10
L64
CLK
D̄
Q̄
DFFNNQ
AB188
A
B
Z
S
S̄
MUX21D
AB188

L120
AH143
AB200
A
B
Z
S
S̄
MUX21D

MUXF9
L65
CLK
D̄
Q̄
DFFNNQ
AB202
A
B
Z
S
S̄
MUX21D
AB202

K82
AG145
AB208
A
B
Z
S
S̄
MUX21D

MUXF8
L66
CLK
D̄
Q̄
DFFNNQ
AB187
A
B
Z
S
S̄
MUX21D
AB187

K87
AH145
AB199
A
B
Z
S
S̄
MUX21D

MUXF7
G65
CLK
D̄
Q̄
DFFNNQ
AB193
A
B
Z
S
S̄
MUX21D
AB193

L130
AH147
AB211
A
B
Z
S
S̄
MUX21D

MUXF6
G66
CLK
D̄
Q̄
DFFNNQ
AC148
A
B
Z
S
S̄
MUX21D
AC148

L127
AG130
AC154
A
B
Z
S
S̄
MUX21D

MUXF5
G67
CLK
D̄
Q̄
DFFNNQ
AB189
A
B
Z
S
S̄
MUX21D
AB189

L125
AH136
AB201
A
B
Z
S
S̄
MUX21D

MUXF4
G68
CLK
D̄
Q̄
DFFNNQ
AB191
A
B
Z
S
S̄
MUX21D
AB191

L108
AG141
AB210
A
B
Z
S
S̄
MUX21D

MUXF3
G69
CLK
D̄
Q̄
DFFNNQ
AB206
A
B
Z
S
S̄
MUX21D
AB206

L116
AH151
AB214
A
B
Z
S
S̄
MUX21D

MUXF2
G70
CLK
D̄
Q̄
DFFNNQ
AC152
A
B
Z
S
S̄
MUX21D
AC152

L123
AG136
AC158
A
B
Z
S
S̄
MUX21D

MUXF1
G71
CLK
D̄
Q̄
DFFNNQ
AB205
A
B
Z
S
S̄
MUX21D
AB205

L134
AH149
AB213
A
B
Z
S
S̄
MUX21D

MUXF0
G72
CLK
D̄
Q̄
DFFNNQ
AC149
A
B
Z
S
S̄
MUX21D
AC149

L132
AG139
AC155
A
B
Z
S
S̄
MUX21D