

TITLE: DATE: 09/01/2025
Y POSITION PAGE:
BY: Sean Gonsalves REV: B 1/4


[1] is attributes (flags, palette...) [2] is Y pos [3] is X pos ENZO The two smaller RAM blocks are the active sprite lists MARCEL When one is used for rendering, the other is filled This chip DMAs the main work RAM to its internal buffer once per frame, and does Y matching to build active sprite lists each scanline. During rendering, the tile #, attributes and X pos bytes are output all at the same time (pipelines are used) for the external circuitry to fill the line buffers with the right KIRK pixels. Active list address generation for filling or rendering LAUREN **HOWARD** CHARLES CPU A lines to internal buffer address lines PIN_H8 PIN_H9 Write pulses generation vcc 🗲 4MUX2 Internal buffer Active lists RAMTR RAMTRA0 RAMTRA1 RAMTRA2 RAMTRA3 RAMTRA4 RAMTRA5 RAMTRA6 Buffer to active list data path vcc 🗲 GASTON **GEMINI** Active list flip


Active list address counter


The internal buffer can hold 128 4-byte entries = 512 bytes

[0] is tile #

TITLE:			DATE:
Capcom 86S105			09/01/2025
INTERNAL MEMORY			PAGE:
BY: Sean Gonsalves	REV:	В	2/4







Capcom 86S105


SEQUENCING

09/01/2025


PAGE: 3/4

REV: B


Active list selection for rendering and x position byte output to POS pins



Active list attribute byte to ATR pins delay x1



Active list tile # byte to CHR pins delay x2



TITLE:		DATE:
Capcom 86S105		09/01/2025
FINAL OUTPUTS		PAGE:
BY: Sean Gonsalves	REV: B	4/4