






TITLE	:			DATE:
k	Konami 053260			9/19/2025
	CLOCKS			PAGE:
BY:	Sean Gonsalves	REV:	Α	1/34
















WR WR RD RD

TITLE:		DATE:
Konami 053260		9/19/2025
ADDR DECODE		PAGE:
BY: Sean Gonsalves	REV: A	2/34

### Reg key on/off




### Play channel backwards?




TITLE:				DATE:
Ko	onami 053260			9/19/2025
RE	EG 28			PAGE:
BY:	Sean Gonsalves	REV:	Α	3/34


# Loop flags



# Format flags



TITLE	:			DATE:
ĸ	Conami 053260			9/19/2025
R	REG 2A			PAGE:
BY:	Sean Gonsalves	REV:	Α	4/34



Test stuff. Setting this register to anything other than zero may cause irreversible damage.

0: Bypass counters

1: ROM address mux select

2: Multiplier input select

3: Clock related


4: Enable channel selection

5: Channel select A


6: Channel select B


7: Clock for some ROM addr

TITLE:		DATE:
Konami 053260	9/19/2025	
REG 2B		PAGE:
BY: Sean Gonsalves	REV: A	5/34





TITLE	:			DATE:
K	onami 053260	9/19/2025		
R	EG 2F			PAGE:
BY:	Sean Gonsalves	REV:	Α	6/34







### Sub-to-main registers







TITLE:		DATE:
Konami 053260		9/19/2025
CPU DATA		PAGE:
BY: Sean Gonsalves	REV: A	7/34










TITLE:	:			DATE:
K	onami 053260			9/19/2025
M	IISC 1			PAGE:
BY:	Sean Gonsalves	REV:	Α	8/34










TITLE	:			DATE:
K	onami 053260			9/19/2025
M	IISC 2			PAGE:
BY:	Sean Gonsalves	REV:	Α	9/34









TITLE	:			DATE:
ĸ	onami 053260			9/19/2025
Y	M IN			PAGE:
BY:	Sean Gonsalves	REV:	Α	10/34




TITLE:		DATE:
Konami 053260		9/19/2025
YM EXP DECODE		PAGE:
BY: Sean Gonsalves	REV: A	11/34


## Muxes used to select AUX1/AUX2 and L/R channels?










BY: Sean	Gonsalves	REV:	Α	13/34
YM E	NCODE			PAGE:
Konami 053260			9/19/2025	
111122.				DAIL.






TITLE	<b>:</b>			DATE:
r	Konami 053260			9/19/2025
\	/M OUT			PAGE:
BY:	Sean Gonsalves	REV:	Α	14/34







Konami 053260

START ADDR


Sean Gonsalves

9/19/2025

15/34

PAGE:


REV: A




9/19/2025


16/34


PAGE:





I IIILE:		DATE:	ĺ
Konami 053260		9/19/2025	
MUL REGS		PAGE:	
BY: Sean Gonsalves	REV: A	17/34	














TITLE:	DATE:
Konami 053260	9/19/2025
ADDR COUNTER	R MUX
BY: Sean Gonsalves	REV: A 18/34







TITLE:				DATE:
K	onami 053260			9/19/2025
E	ND CHECKS			PAGE:
BY:	Sean Gonsalves	REV:	Α	19/34

# CH0 has additional logic used for ROM readout by CPU, ticked by reading REG 2E See AE195







Konami 053260


ROM ADDRESS


BY: Sean Gonsalves


REV: A

9/19/2025


PAGE:
20/34








4 PCM channels L/R sample value mux to feed volume multiplier? Sign extend 8 to 12 bits







What are these used for ?

Is it panning related?


They allow feeding back the result of a multiplication back into the multiplier.
Only connected to 12 bits instead of 16.




TITLE:		DATE:
Konami 053260		9/19/2025
PRE VOL MUX		PAGE:
RV· Sean Gonsalves	RE\/· Δ	21/34




TITLE:	DATE:
Konami 053260	9/19/2025
MULTIPLIER	PAGE:
	22/24




Γ	TITLE:		DATE:
	Konami 053260		9/19/2025
	CH0 PITCH		PAGE:
	BY: Sean Gonsalves	REV: A	23/34




TITLE:		DATE:
Konami 053260		9/19/2025
CH1 PITCH		PAGE:
BY: Sean Gonsalves	REV: A	24/34




TITLE	:				DATE:
K	onami 053260				9/19/2025
c	H2 PITCH				PAGE:
BY:	Sean Gonsalves	R	REV:	Α	25/34




TITLE	:			DATE:
K	onami 053260			9/19/2025
c	H3 PITCH			PAGE:
BY:	Sean Gonsalves	REV:	Α	26/34





Saturation
Unsigned to signed







TITLE:		DATE:
Konami 053260		9/19/2025
ACCUMULATOR		PAGE:
RV: Soan Consolves	DEV/· A	27/34





TITLE:		DATE:
Konami 053260		9/19/2025
ROM READ		PAGE:
BY: Sean Gonsalves	REV: A	28/34







9/19/2025

PAGE: 29/34


#### Shouldn't these two be swapped?





This stuff decodes the 8 possible pan values to a 16 signals used to modify the channel's volume setting

TITLE:		DATE:
Konami 053260		9/19/2025
PAN LUT		PAGE:
BY: Sean Gonsalves	REV: A	30/34




This translates the 4-bit ADPCM sample to a signed value that must be added to the channel's accumulator. Should match MAME's kadpcm\_table[].


IN:OUT
0:0
1:1
2:2
3:4
4:8
5:16
6:32
7:64
8:-128
9:-64
A:-32
B:-16
C:-8
D:-4
E:-2

TITLE:		DATE:
Konami 053260		9/19/2025
ADPCM STEP GEN		PAGE:
BY: Sean Gonsalves	REV: A	31/34

# 4 CH x 8-bit regs for sample values Either load from ROM, or acc ADPCM



### ADPCM acc



TITLE:

Konami 053260

SAMPLE REGS


BY: Sean Gonsalves

DATE:

9/19/2025


PAGE:

32/34



TITLE:		DATE:
Konami 053260		9/19/2025
VOLUME		PAGE:
BY: Sean Gonsalves	REV: A	33/34

### Further clock division for TIM2 output



TITLE:		DATE:
Konami 053260		9/19/2025
TIMER OUTPUT		PAGE:
BY: Sean Gonsalves	REV: A	34/34