

TCE User Group Meeting Effect of CTIM/CLEV/MEAS on Digital Capture

Presented by: Stephen Fu


05-Aug-2013



Issues with Digital Capture

During execution of a pattern, You may need to:

- Switch timing sets to run part of the pattern at a different frequency.
- Switch level sets to run part of the pattern at a different level.
- Run pre-defined PPMU tests within a pattern with the sequencer instruction MEAS.




These CTIM/CLEV/MEAS actions affect the digital capture action, which will cause capture of dead cycles (zeroes are captured).

Theory of Operation



The output from the device is compared for a logical low, and if the output of the particular comparison is a pass, then the bit captured is a zero, else a one is stored.



Two modes in which digital capture can be set up: Sequential and Selective.

In Sequential Mode, digital capture is carried out on every vector cycle. Resolution can be set in one of two ways: Single Mode or Double Mode.

In Selective Mode, digital capture takes place only on selected cycles.



Digital Capture Setup

Pin Configuration: pins on which digital capture will be carried out, can only be o or io.

Levels: identical values should always be set for the high and low level thresholds, at the intermediate value.

Timing: different timing setup requirements based on whether a sequential or a selective capture is being performed.

Sequential Capture

Single mode (Only r1 can be used.)

Double mode (r1 and r4 are used.)

Define unique wavetable: r1:C (capture),r1:D (don't capture)

Can be any strobe edges, up to x8 digital capture

Vectors: the pattern must be filled with the desired wavetable entries for the selected pins.

- For sequential capture, the entries are regular compare actions on the capture pins.
- For selective capture, the wavetable entries corresponding to capture actions are entered on the desired cycles. On all other entries where capturing is not required, the don't capture action must be explicitly entered.




During execution of a pattern, switch timing sets to run part of the pattern at a different frequency. The setup of the pattern is shown below.

	•					
Signal (Layout: new1)			Capture_Outp ut0 (Capture)	input((DVC)	output0 (DVC)	
X-Mode Are	a					Ī
Protocol			i i			
Vector#	Instruction	Comment				
0			сар	1	сар	
1			сар	0	сар	
2			сар	1	сар	l,
3			сар	0	сар	l.
4			сар	1	сар	l,
5			сар	0	сар	
6			сар	1	сар	
7			сар	0	сар	
8			сар	1	сар	
9			сар	0	сар	
10			сар	1	сар	
11			сар	0	сар	
12			сар	1	сар	
13			сар	0	сар	ı
14			сар	1	сар	
15			сар	0	сар	
16			сар	1	сар	
17			сар	1	сар	
	CTIM 2					ı
18			сар	1	сар	l.
19			сар	1	сар	ı,
20			сар	1	сар	
21			сар	1	сар	
22			сар	0	сар	
23			сар	1	сар	
24			сар	0	сар	
25			сар	1	сар	
26			сар	0	сар	
27			сар	1	сар	
28			сар	0	сар	
29			сар	1	сар	
30			сар	0	сар	
31			сар	1	сар	
32			сар	0	сар	
	STOP			1		П

Data is being driven on pin input0 and capturing actions are set on output0. Just before the CTIM is done after vector 17, a steady 1 signal is being driven by input0. The same is true right after the CTIM. We should expect to see a steady high signal capture around these vectors (16~21).



The result of switching the period from Tset1 (100ns) to Tset2 (200ns) is presented in the following figure.




During the time it takes to switch the timing set, there is capture of dead cycles (zeroes are captured). The switch from 100ns to 200ns led to capturing of six 0 bits.



Effect of CTIM on Digital Capture

Upon further investigation, the following discovery is made:

The number of dead cycles is always equal to the number of cycles that the CTIM instruction is off from a modulo 8 boundary of capture cycles executed.




Before CTIM, 18 capture cycles is not divisible by 8, 18 modulo 8 is 2, as 18 is divided by 8, the remainder is 2, So system will generate 6 (8 minus 2) dead cycles.

The break cycles are what cause the capturing of the unwanted bits?

Note: the number of user cycles before the CTIM instruction is not exactly divisible by 8, up to seven logged break cycles are generated. The break cycles are inserted immediately after the last user cycle that was generated with the old timing




Is it true that the break cycles are what cause the capturing of the unwanted bits?



33




What is the way to get rid of the unwanted bits (dead cycles)?





Sequencer instruction CLEV have the same effect on digital capture as CTIM do.



cap


32

STOP







In order to get rid of dead cycles, make capture cycles before CLEV is divisible by 8.



Another sequencer instruction MEAS have the same effect on digital capture.



Do the same, make capture cycles before MEAS is divisible by 8.





Solutions and work around


In order to get rid of the unwanted bits, a few options are available:

- 1. If there is a section of the pattern before the CTIM/CLEV/MEAS instruction that can be looped without affecting the outcome of the test, then repeat/loop can be added to capture cycles that will make the location of the CTIM/CLEV/MEAS a modulo 8 boundary.
- 2. If the outcome will not be affected, move the CTIM/CLEV/MEAS a few cycles up or down to a modulo 8 boundary.
- 3. If totally unavoidable, collect the data with the dead cycles then in software after uploading. This requires the knowledge of exactly where the CTIM/CLEV/MEAS is and then removing the next (8 remainder of capture cycles/8).

Note: A point to note is that in order to accommodate for the CTIM/CLEV/MEAS, if it is not at a modulo 8 boundary, the VV has to be increased by the number of expected dead cycles. Therefore, as an example, if there is an intention to capture 256 cycles and there is a CTIM/CLEV/MEAS in the pattern that leads to 4 dead cycles, the VV should be made of size 260 to be able to capture the extra dead cycles as well as the real data.




From SMT 7.1.3 and up, it's possible to set up digital capture on a burst pattern with multiple main patterns that digital capture is done in them.






To define capture vector variables in the 1st label of the burst.



Declare the number of capture points in following main labels – digital_capture_label & digital_capture_label0.





Digital capture to be implemented in following main labels in burst.





With above setup, the following output is obtained:







Summary of DigCap in a burst

- 1. A group of digital capture patterns (a group of main patterns) can be integrated into a burst.
- 2. Digital capture patterns type must be *Main*.
- 3. Need to define vector variable from the first called *Main* patterns in the burst and as a replacement of original vector variable definition in each digital capture patterns.
- 4. This new vector variable is the vector variable combination of all the digital capture patterns called in burst.
- 5. Make sure that each digital capture patterns does not generate more capture data than what was being described by the vector variable.



THANK YOU!