

Getting Started with TCA

Introduction

Author: Catalin Visan, Microchip Technology Inc.

The AVR[®] microcontrollers are equipped with powerful timers designed to cover a wide area of applications, from signals measurement to events synchronization and waveforms generation.

The Timer/Counter type A (TCA) is a 16-bit timer that is present in the tinyAVR® 0-series, tinyAVR® 1-series and megaAVR® 0-series. The main idea behind TCA is that a very flexible timer is needed in order to perform convoluted actions as well as the very basic functions of a simple timer. The flexibility comes from the multitude of features provided, such as the possibility of splitting the 16-bit timer in two completely independent 8-bit timers or the built-in Wave Generation modes. Another important characteristic is that TCA was devised to overcome common problems when using timers, such as the unpredictable behavior of the PWM signal when the duty cycle is changed while the timer is running. The TCA has double buffered registers that synchronize the updates of different registers, making the waveforms generated predictable in every single situation.

The purpose of this technical brief is to familiarize the reader with some of the operating modes of TCA, emphasizing this timer's particularities and to provide initialization code snippets. For a deeper understanding of the functionality, please consult the data sheet. The structure of the document covers three specific use cases:

- Using Periodic Interrupt Mode:
 Initialize the timer to trigger an interrupt every 250 ms, toggling an example GPIO in the interrupt
- Generating a Dual-Slope PWM Signal: Initialize the timer to generate a dual slope 16-bit PWM signal with 1 kHz frequency and 50% duty cycle on a GPIO pin
- Generating Two PWM Signals in Split Mode: Initialize the timer in Split mode to generate two single-slope 8-bit PWM signals on two GPIO pins, with independent duty cycle and frequency

Note: The code examples were developed on ATmega4809 Xplained Pro (ATMEGA4809-XPRO).

service routine

Table of Contents

| Int | roduction | 1 |
|-----|--|----|
| 1. | Relevant Devices 1.1. tinyAVR® 0-series 1.2. tinyAVR® 1-series 1.3. megaAVR® 0-series | 3 |
| 2. | Overview | 5 |
| 3. | Using Periodic Interrupt Mode | 6 |
| 4. | Generating a Dual-Slope PWM Signal | 10 |
| 5. | Generating Two PWM Signals in Split Mode | 14 |
| 6. | References | 17 |
| 7. | Appendix | 18 |
| Th | e Microchip Web Site | 21 |
| Cu | ustomer Change Notification Service | 21 |
| Cu | ustomer Support | 21 |
| Mi | crochip Devices Code Protection Feature | 21 |
| Le | gal Notice | 22 |
| Tra | ademarks | 22 |
| Qι | uality Management System Certified by DNV | 23 |
| Wo | orldwide Sales and Service | 24 |

1. Relevant Devices


This chapter lists the relevant devices for this document.

1.1 tinyAVR® 0-series

The figure below shows the tinyAVR 0-series, laying out pin count variants and memory sizes:

- Vertical migration is possible without code modification, as these devices are fully pin- and feature compatible.
- · Horizontal migration to the left reduces the pin count and, therefore, the available features.

Figure 1-1. tinyAVR® 0-series Overview



Devices with different Flash memory size typically also have different SRAM and EEPROM.

1.2 tinyAVR® 1-series

The following figure shows the tinyAVR 1-series devices, laying out pin count variants and memory sizes:

- Vertical migration upwards is possible without code modification, as these devices are pin compatible and provide the same or more features. Downward migration may require code modification due to fewer available instances of some peripherals.
- Horizontal migration to the left reduces the pin count and, therefore, the available features.

Flash Legend: 48 KB devices common data sheet 32 KB ATtiny3216 ATtiny3217 16 KB ATtiny1616 ATtiny1614 ATtiny1617 8 KB ATtiny814 ATtiny816 ATtiny817 4 KB ATtiny412 ATtiny414 ATtiny416 ATtiny417 2 KB ATtiny212 ATtiny214 **▶** Pins 14 20 24 8

Figure 1-2. tinyAVR® 1-series Overview


Devices with different Flash memory size typically also have different SRAM and EEPROM.

1.3 megaAVR® 0-series

The figure below shows the megaAVR 0-series devices, laying out pin count variants and memory sizes:

- Vertical migration is possible without code modification, as these devices are fully pin and feature compatible.
- Horizontal migration to the left reduces the pin count and, therefore, the available features.

Figure 1-3. megaAVR® 0-series Overview




Devices with different Flash memory size typically also have different SRAM and EEPROM.

2. Overview

The flexible 16-bit PWM Timer/Counter type A (TCA) provides accurate program execution timing, frequency and waveform generation, and command execution.

A TCA instance consists of a base counter and three compare channels. The user can set the base counter to count upwards or downwards based on clock ticks (timer) or different events (counter). The Event System can also be used for direction control or to synchronize operations. The period can be adjusted from a specific register as well as the compare thresholds that can be used to generate different waveforms or to trigger events. It is worth mentioning that a prescaler can be used to divide the clock source and also that TCA can operate in Idle Sleep mode.

Figure 2-1. Timer/Counter Block Diagram



The counter value is continuously compared to zero and to the period value. If one of the conditions is met, the control logic block acts according to the configured operation mode, updating the counter and/or generating an interrupt request. The counter is also compared to the Compare registers. These comparisons can be used to generate interrupt requests and to set the waveform period or the pulse width in case a Waveform Generator mode is selected. The Counter, Period and Compare registers and all theirs buffers are 16 bits wide. The buffers are part of a scheme that ensures the respective registers are updated only when the Counter register is updated. Each buffer has a Buffer Valid (BV) bit that is used by the logic block to determine if the respective register needs to be updated.

The TCA can be configured to use the Event System and can be utilized to count rising and/or falling edges of the event signal or use it to enable clock ticks counting. Also, the polarity of the event signal can be used to control the direction, low signal for up-counting and high signal for down-counting. Moreover, the TCA can generate one-cycle strobes on the event channel outputs. The trigger for generating one-cycle strobes on the event channel can be the overflow of the timer, a compare channel match or an underflow in Split mode.


3. Using Periodic Interrupt Mode

A basic use case of the timer is to set it to trigger an interrupt every time it is updated. This mode is useful if a piece of code must be executed repeatedly every few milliseconds. The user must enable the interrupts and set an Interrupt Service Routine (ISR), which will contain the appropriate code. A basic example containing the initialization and an ISR is provided below. The program will toggle a pin every 250 ms using TCA's periodic interrupts. A pin must be configured as an output by setting the corresponding bit of the Direction register before the initialization of the timer as described below. In this case, Port A pin 0 (PA0) was chosen.

1. Setting the corresponding bit in the Interrupt Control register enables the overflow interrupt of TCA.

TCAO.SINGLE.INTCTRL = TCA_SINGLE_OVF_bm;

Figure 3-1. Interrupt Control Register



2. In this mode, no waveform must be generated, so the Waveform Generation bit field in the CTRLB register must be configured accordingly.

TCAO.SINGLE.CTRLB = TCA SINGLE WGMODE NORMAL qc;

Figure 3-2. CTRLB Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|--------|--------|--------|-------|-----|------------|-----|
| | | CMP2EN | CMP1EN | CMP0EN | ALUPD | • | WGMODE[2:0 |] |
| Access | | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

bits 2:0 WGMODE[2:0]: Waveform Generation Mode bits These bits select the Waveform Generation mode.

| WGMODE[2:0] | Group Configuration | Mode of Operation |
|-------------|---------------------|-------------------|
| 000 | NORMAL | Normal |
| 001 | FRQ | Frequency |
| 010 | - | Reserved |
| 011 | SINGLESLOPE | Single-slope PWM |

3. Since the timer may count clock ticks, not events, the CNTEI bit of the EVCTRL register must be set to '0'. It is worth mentioning that this is the default value of the CNTEI bit.

TCAO.SINGLE.EVCTRL &= ~(TCA_SINGLE_CNTEI_bm);

Figure 3-3. EVCTRL Register



4. The value written in the Period register represents the number of clock ticks between the moment when the timer starts and the moment when the first interrupt is triggered; and also the number of clock ticks between two consecutive interrupts. It can be deduced from the following equation.
Note: The value written to the Period register will be one less than the desired count, because the

Note: The value written to the Period register will be one less than the desired count, because t counting starts from '0'.

$$time_{TCA_{IRQ}}\!\!\left(s\right) = \frac{TCA_{period} + 1}{TCA_{clock}\!\left(Hz\right)}$$

where the clock of the TCA instance is defined by: $TCA_{clock}\Big(Hz\Big) = \frac{f_{CLK}(Hz)}{TCA_{prescaler}}$

and the peripheral clock
$$f_{CLK} = \frac{CLK_MAIN}{Main\ clock\ prescaler}$$

Combining these equations, the following result is obtained:

$$time_{TCA_{IRQ}}(s) = \frac{\left(TCA_{period} + 1\right) \times TCA_{prescaler}}{f_{CLK}(Hz)}$$

Note: The Period register is 16 bits wide, thus the longest achievable interrupt period with no TCA prescaler is listed below.

$$time_{TCA_{IRQ}}(s) = \frac{\left(TCA_{period} + 1\right) \times TCA_{presclaer}}{f_{CLK}(Hz)} = \frac{\left(0xFFFF + 1\right) \times 1}{3333333(Hz)} = 19,66 \times 10^{-3}s$$


Considering the targeted values for this example,

$$TCA_{period} = \frac{time_{TCA_{IRQ}}(s)}{TCA_{prescaler}} - 1 = \frac{250 \times 10^{-3}(s) \times 3333333}{256} - 1 \cong 3254 = 0xCB6$$

TCAO.SINGLE.PER =
$$0 \times 0 \times 066$$
;

5. From the CTRLA register, the prescaler is set to '256'. To start the counter, the user must set the Enable bit in the same register.

Figure 3-4. Control A Register



bits 3:1 CLKSEL[2:0]: Clock Select bits

These bits select the clock frequency for the timer/counter.

| Value | Name | Description |
|-------|---------|-------------------------------|
| 0x5 | DIV64 | $f_{TCA} = f_{CLK_PER}/64$ |
| 0x6 | DIV256 | $f_{TCA} = f_{CLK_PER}/256$ |
| 0x7 | DIV1024 | $f_{TCA} = f_{CLK_PER}/1024$ |

6. After the timer is fully configured, the sei(); macro enables the global interrupts. The peripherals need to always be configured when the global interrupts are disabled in order to avoid problems. In the ISR, the output pin is toggled by setting the corresponding bit in the Input register of the port. Also, the Overflow Interrupt flag is cleared.




Tip: Interrupt flags have to be cleared in software by writing '1' at the respective bit location.

```
ISR(TCA0_OVF_vect)
{
    PORTA.OUTTGL = PIN0_bm;

    TCA0.SINGLE.INTFLAGS = TCA_SINGLE_OVF_bm;
}
```

Figure 3-5. INTCTRL Register



An interrupt request is generated when the corresponding interrupt source is enabled, and the Interrupt flag is set. As soon as the flag is set, the microcontroller will start executing the code from the ISR written by the user. The interrupt request remains active until the Interrupt flag is cleared. The parameter of the ISR is the interrupt vector. Therefore, the user can specify what interrupt source the ISR corresponds to. A list of the TCA interrupt vectors is provided below. When programming, it is useful to use the autocomplete function of the IDE to identify the desired interrupt vector.

Figure 3-6. Available Interrupt Vectors and Sources in Normal Mode

| Name | Vector Description | Conditions |
|------|--------------------------------------|---|
| OVF | Overflow and Compare match interrupt | The counter has reached its top value and wrapped to zero. |
| CMP0 | Compare channel 0 interrupt | Match between the counter value and the Compare 0 register. |
| CMP1 | Compare channel 1 interrupt | Match between the counter value and the Compare 1 register. |
| CMP2 | Compare channel 2 interrupt | Match between the counter value and the Compare 2 register. |

7. The Port A pin 0 (PA0) is set as output by writing a '1' to the corresponding bit in the Direction register of the port. This GPIO is configured only to obtain a visible output, but it has nothing to do with the TCA instance itself in this mode.

```
PORTA.DIR |= PIN0 bm;
```





Tip: The full code example is also available in Appendix section.

4. Generating a Dual-Slope PWM Signal

One of the most important characteristics of the TCA when compared to other timers, such as TCB, is the versatility and precision of the PWM generation. The user can choose from various configurations according to the complexity of the application. The TCA can be configured in both Single-Slope and Dual-Slope PWM Generation modes, which permit the trade-off between a constant phase (Correct Phase PWM) and a higher maximum operation frequency (Fast PWM). In addition, the TCA has a buffering scheme that ensures a glitch-free PWM.

Both TCA and TCB can be used to generate a PWM signal with a high maximum operation frequency, but only the TCA can be used in critical applications due to its dual-slope PWM capabilities given by its selectable direction. Dual-slope PWM does not modify the pulse center position when the duty cycle is changed. Thus, the phase is always constant.

The buffering scheme contains a buffer for each Compare register as well as for the Period register. The use of this buffers is essential in critical applications where an unexpected long pulse can lead to a short circuit. Moreover, the presence of these buffers can prevent the loss of synchronisation between two peripherals that use the same timer but different compare channels. However, given the fact that the Period and Compare registers can be updated directly, the buffering scheme can be avoided by the user. The following wave forms illustrate the difference between buffered and unbuffered operations.

Figure 4-1. Unbuffered Dual-Slope Operation





Figure 4-2. Changing the Period Using Buffering



If the user changes the Period register directly, it is possible that the timer has already passed the new threshold, so it will continue counting to the maximum value. That will cause an unusually long pulse that can cause further problems. Also, if two or more compare channels are used and one of them is updated, the sync between the triggers may be lost. To prevent all these possible problems the use of the buffering scheme is required. The buffers hold the new value and transfer it to the Compare or the Period register

accordingly when the timer is updated. With all values changed at the same time, the problems mentioned disappear.

Below is an example of how to set a TCA instance to generate a 1 kHz PWM signal with 50% duty cycle using the buffering scheme described above.

1. The TCA corresponding register in Port Multiplexer can be set to route the module outputs to different ports, in this case, Port A is chosen, which is also the default port.

```
PORTMUX.TCAROUTEA = PORTMUX TCAO PORTA gc;
```

Figure 4-3. PORTMUX Control for TCA



bits 2:0 TCA0[2:0]: TCA0 bits

Write these bits to select alternative output pins for TCA0.

| Value | Name | Description |
|-------|-------|----------------------|
| 0x0 | PORTA | TCA0 pins on PA[5:0] |
| 0x1 | PORTB | TCA0 pins on PB[5:0] |
| 0x2 | PORTC | TCA0 pins on PC[5:0] |
| 0x3 | PORTD | TCA0 pins on PD[5:0] |
| 0x4 | PORTE | TCA0 pins on PE[5:0] |
| 0x5 | PORTF | TCA0 pins on PF[5:0] |
| Other | - | Reserved |

The CTRLB register contains the Enable bits of the compare channels and the bit field that determines the Waveform Generation mode. In this example, channel 0 is used together with a Dual-Slope PWM mode.

```
TCAO.SINGLE.CTRLB = TCA_SINGLE_CMPOEN_bm
| TCA_SINGLE_WGMODE_DSBOTTOM_gc;
```

Figure 4-4. CTRLB Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|--------|--------|--------|-------|-----|-------------|-----|
| | | CMP2EN | CMP1EN | CMP0EN | ALUPD | | WGMODE[2:0] | |
| Access | | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

bits 2:0 WGMODE[2:0]: Waveform Generation Mode bits


These bits select the Waveform Generation mode.

| Value | Name | Description |
|-------|-------------|-----------------------|
| 0x0 | NORMAL | Normal Operation mode |
| 0x1 | FRQ | Frequency mode |
| 0x3 | SINGLESLOPE | Single-Slope PWM mode |
| 0x5 | DSTOP | Dual-Slope PWM mode |
| 0x6 | DSBOTH | Dual-Slope PWM mode |
| 0x7 | DSBOTTOM | Dual-Slope PWM mode |
| Other | - | Reserved |

3. The CNTEI bit of the EVCTRL register is set to '0' in order to set the timer to count clock ticks instead of events. It is worth mentioning that this is the default value of the CNTEI bit.

TCAO.SINGLE.EVCTRL &= ~(TCA_SINGLE_CNTEI_bm);

Figure 4-5. EVCTRL Register



4. PERBUF is the buffer of the Period register. It is used to set the frequency of the PWM signal using the following formula.

$$f_{DS~PWM}(Hz) = \frac{f_{CLK}(Hz)}{2 \times TCA_{prescaler} \times TCA_{period}}$$

Considering the targeted values for this example,

$$TCA_{period} = \frac{f_{CLK}(Hz)}{2 \times TCA_{prescaler} \times f_{DS\,PWM}(Hz)} = \frac{3333333}{2 \times 4 \times 1000} \cong 416 = 0x1A0$$

TCAO.SINGLE.PERBUF = $0 \times 01A0$;


5. Also, the Compare register is updated using its buffer in order to set the duty cycle. The value in the Compare register is half of the one in the Period register because a 50% duty cycle is desired.

TCA0.SINGLE.CMP0BUF = 0×0000 ;

6. The prescaler can be set to 4 by changing the CLKSEL bit field in the CTRLA register. To start the counter, the user has to set the Enable bit in the same register.

```
TCAO.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV4_gc | TCA SINGLE ENABLE bm;
```

Figure 4-6. CTRLA Register



bits 3:1 CLKSEL[2:0]: Clock Select bits

These bits select the clock frequency for the timer/counter.

| Value | Name | Description |
|-------|------|----------------------------|
| 0x1 | DIV2 | $f_{TCA} = f_{CLK_PER}/2$ |
| 0x2 | DIV4 | $f_{TCA} = f_{CLK_PER}/4$ |
| 0x3 | DIV8 | $f_{TCA} = f_{CLK_PER}/8$ |

7. Then, the Port A Pin 0 (PA0) is set as output by writing a '1' to the corresponding bit in the Direction register of the port.

PORTA.DIR |= PIN0 bm;





Tip: The full code example is also available in the Appendix section.

5. Generating Two PWM Signals in Split Mode

A TCA instance can be split in two completely independent 8-bit timers. This feature provides a high degree of flexibility, being extremely helpful in waveform generation applications. Except in the cases where high accuracy signals are required, most of the applications can be designed using 8-bit signal generators and the possibility of adding one more generator to the design can be a big advantage. Though, there are more limitations in the Split mode than the Counter registers dimension. The most important one is that both 8-bit timers have only the down-count option, so the Dual-Slope PWM mode becomes unavailable. Also, the buffering scheme cannot be used, and the timers can no longer count events, only clock ticks. Moreover, there are no interrupts or flags for high-byte Compare registers. Regardless of these limitations, the Split mode can be really attractive when there is a need for a high number of timers. The block diagram of the TCA in Split mode is provided below.

Base Counter Clock Select "count high" Counter "load high HUNF (INT Req.) "count low Control Logic "load low" LUNF (INT Req.) BOTTOML воттомн = 0 Compare (Unit $n = \{0,1,2\}$) Waveform WOn Out Generation "match" **LCMPn** (INT Req.) Compare (Unit $n = \{0,1,2\}$) **HCMPn** Waveform ➤ WO[n+3] Out Generation

Figure 5-1. Timer/Counter Block Diagram Spit Mode

This mode will be put forward by generating two PWM signals with different frequencies and different duty cycles.

1. The TCA corresponding register in Port Multiplexer can be set to rout the module outputs to different ports, in this case, Port A is chosen, which is also the default port.

PORTMUX.TCAROUTEA = PORTMUX TCAO PORTA gc;

Figure 5-2. TCAROUTEA Register



bits 2:0 TCA0[2:0]: TCA0 bits

Write these bits to select alternative output pins for TCA0.

| Value | Name | Description |
|-------|-------|----------------------|
| 0x0 | PORTA | TCA0 pins on PA[5:0] |
| 0x1 | PORTB | TCA0 pins on PB[5:0] |
| 0x2 | PORTC | TCA0 pins on PC[5:0] |
| 0x3 | PORTD | TCA0 pins on PD[5:0] |
| 0x4 | PORTE | TCA0 pins on PE[5:0] |
| 0x5 | PORTF | TCA0 pins on PF[5:0] |
| Other | - | Reserved |

2. Split mode is enabled by setting the corresponding bit in CTRLD register.

TCAO.SPLIT.CTRLD = TCA SPLIT SPLITM bm;

Figure 5-3. CTRLD Register



bit 0 SPLITM: Enable Split Mode bit

This bit sets the timer/counter in Split mode operation.

The CTRLB register contains the Enable bits of the compare channels. In this example, channel 0 of the lower byte of the timer and channel 0 of the higher byte of the timer are used.

Figure 5-4. CTRLB Register - Split Mode

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---------|---------|---------|---|---------|---------|---------|
| | | HCMP2EN | HCMP1EN | HCMP0EN | | LCMP2EN | LCMP1EN | LCMP0EN |
| Access | | R/W | R/W | R/W | | R/W | R/W | R/W |
| Reset | | 0 | 0 | 0 | | 0 | 0 | 0 |

bit 4 HCMP0EN: High byte Compare 0 Enable bit

See LCMP0EN.

bit 0 LCMP0EN: Low byte Compare 0 Enable bit

4. In this mode, the Period register and the Compare registers are split in half. Each half of the Period register determines the frequency of the respective PWM signal. Using the desired frequency value, the Period register value can be deduced from the following formula:

$$f_{SS\,PWM} = \frac{f_{CLK}(Hz)}{TCA_{prescaler} \times \left(TCA_{period} + 1\right)}$$

Considering the targeted values for this example,

$$TCA_{period} \, 1 = \frac{f_{CLK}(Hz)}{TCA_{prescaler} \times f_{SS\,PWM1}(Hz)} - 1 = \frac{3333333}{16 \times 1000} - 1 \cong 207 = 0xCF$$

$$TCA_{period} \, 2 = \frac{f_{CLK}(Hz)}{TCA_{prescaler} \times f_{ssPWM2}(Hz)} - 1 = \frac{3333333}{16 \times 3000} - 1 \cong 68 = 0x44$$

This translates to the following lines of code:

```
TCAO.SPLIT.LPER = 0xCF;

TCAO.SPLIT.HPER = 0x44;
```

5. Each half of the Compare registers determines the duty cycle of the respective PWM signal.

```
TCA0.SPLIT.LCMP0 = 0x68;
TCA0.SPLIT.HCMP0 = 0x11;
```

6. From the CTRLA register the prescaler is set to 16. To start the counter, the user must set the Enable bit in the same register.

7. The initialization code provided illustrates a simple way of configuring the TCA in Split mode, but some mentions must be made. The Single Slope PWM mode is the only Waveform Generation mode available. Also, it is recommended to stop the timer and to do a hard Reset before switching from Normal mode to Split mode. An example is provided below. To stop the counter, the Enable bit in the CTRLA register must be cleared. Then, in the Command bit field of the CTRLESET register, the user will write the code of the hard Reset command.

```
void TCA0_hardReset(void)
{
    TCA0.SINGLE.CTRLA &= ~(TCA_SINGLE_ENABLE_bm);

    TCA0.SINGLE.CTRLESET = TCA_SINGLE_CMD_RESET_gc;
}
```

8. Then, the pins 0 and 3 of Port A (PA0 and PA3) are set as outputs by writing a '1' to each corresponding bit in the Direction register of the port.

```
PORTA.DIR |= PIN0_bm | PIN3_bm;
```



© 2018 Microchip Technology Inc.



Tip: The full code example is also available in the Appendix section.

DS90003217A-page 16

6. References

More information about the TCA operation modes can be found at the following links:

- 1. ATmega4809 product page: https://www.microchip.com/wwwproducts/en/ATMEGA4809
- 2. 'megaAVR® 0-Series Manual' (DS40002015)
- 3. 'ATmega3209/4809 48-pin Data Sheet megaAVR® 0-Series' (DS40002016)
- 4. ATmega4809 Xplained Pro web page: https://www.microchip.com/developmenttools/ ProductDetails/atmega4809-xpro

7. Appendix

Example 7-1. Using Periodic Interrupt Mode Full Code Example

```
#define PERIOD EXAMPLE VALUE
                                 (0x0CB6)
#include <avr/io.h>
#include <avr/interrupt.h>
/*Using default clock 3.33MHz */
void TCA0 init(void);
void PORT_init(void);
void TCA0 init(void)
    /* enable overflow interrupt */
    TCAO.SINGLE.INTCTRL = TCA SINGLE OVF bm;
    /* set Normal mode */
    TCAO.SINGLE.CTRLB = TCA SINGLE WGMODE NORMAL gc;
    /* disable event counting */
    TCAO.SINGLE.EVCTRL &= ~(TCA_SINGLE_CNTEI_bm);
    /* set the period */
    TCAO.SINGLE.PER = PERIOD EXAMPLE VALUE;
   TCAO.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV256_gc
                                                              /* set clock
source (sys_clk/256) */
                       | TCA SINGLE ENABLE bm;
                                                              /* start timer */
void PORT init(void)
    /* set pin 0 of PORT A as output */
    PORTA.DIR |= PINO_bm;
ISR(TCA0 OVF vect)
    /* Toggle PIN 0 of PORT A */
    PORTA.OUTTGL = PIN0 bm;
    /* The interrupt flag has to be cleared manually */
    TCAO.SINGLE.INTFLAGS = TCA SINGLE OVF bm;
int main(void)
   PORT init();
   TCAO_init();
    /* enable global interrupts */
    sei();
    while (1)
    {
```

Example 7-2. Generating a Dual-Slope PWM Signal Full Code Example

```
void TCA0_init(void);
void PORT init(void);
void TCA0 init(void)
    /* set waveform output on PORT A */
    PORTMUX.TCAROUTEA = PORTMUX TCAO PORTA gc;
    TCAO.SINGLE.CTRLB = TCA SINGLE CMPOEN bm
                                                           /* enable compare
channel 0 */
                      | TCA SINGLE WGMODE DSBOTTOM gc;
                                                         /* set dual-slope PWM
mode */
    /* disable event counting */
    TCAO.SINGLE.EVCTRL &= ~(TCA SINGLE CNTEI bm);
    /* set PWM frequency and duty cycle (50%) */
    TCAO.SINGLE.PERBUF = PERIOD EXAMPLE VALUE;
   TCAO.SINGLE.CMPOBUF = DUTY CYCLE EXAMPLE VALUE;
   TCAO.SINGLE.CTRLA = TCA_SINGLE CLKSEL DIV4 gc
                                                         /* set clock source
(sys clk/4) */
                      | TCA_SINGLE ENABLE bm;
                                                          /* start timer */
void PORT init(void)
    /* set pin 0 of PORT A as output */
    PORTA.DIR |= PIN0_bm;
int main (void)
   PORT init();
    TCAO init();
    /* Replace with your application code */
    while (1)
    {
```

Example 7-3. Generating Two PWM Signals in Split Mode Full Code Example

```
#define PERIOD_EXAMPLE_VALUE_L
                                      (0xCF)
#define PERIOD EXAMPLE VALUE H
                                      (0x44)
#define DUTY CYCLE EXAMPLE VALUE L
                                      (0x68)
#define DUTY CYCLE EXAMPLE VALUE H
                                     (0x11)
#include <avr/io.h>
/*Using default clock 3.33MHz */
void TCA0 init(void);
void PIN init(void);
void TCA0_hardReset(void);
void TCA0 init(void)
    /* set waveform output on PORT A */
   PORTMUX.TCAROUTEA = PORTMUX TCAO PORTA gc;
    /* enable split mode */
   TCAO.SPLIT.CTRLD = TCA SPLIT SPLITM bm;
   TCA0.SPLIT.CTRLB = TCA_SPLIT_HCMP0EN_bm
                                                   /* enable compare channel
0 for the higher byte */
                 | TCA SPLIT LCMP0EN bm;
                                                   /* enable compare channel
0 for the lower byte */
    /* set the PWM frequencies and duty cycles */
   TCAO.SPLIT.LPER = PERIOD EXAMPLE VALUE L;
```

```
TCAO.SPLIT.LCMPO = DUTY CYCLE EXAMPLE VALUE_L;
TCAO.SPLIT.HPER = PERIOD EXAMPLE VALUE_H;
TCAO.SPLIT.HCMPO = DUTY_CYCLE_EXAMPLE_VALUE_H;
    TCAO.SPLIT.CTRLA = TCA_SPLIT_CLKSEL_DIV16_gc  /* set clock source
(sys_clk/16) */
                       | TCA SPLIT ENABLE bm;
                                                     /* start timer */
}
void PIN_init(void)
    /* must be used when switching from single mode to split mode */
void TCA0 hardReset(void)
    /* stop timer */
    TCAO.SINGLE.CTRLA &= ~(TCA_SINGLE_ENABLE_bm);
    /* force a hard reset */
TCAO.SINGLE.CTRLESET = TCA_SINGLE_CMD_RESET_gc;
int main(void)
    PIN init();
    TCAO init();
    while (1)
```

The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of
 these methods, to our knowledge, require using the Microchip products in a manner outside the
 operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is
 engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

 Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-3991-2

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|---------------------------|-----------------------|-------------------------|-----------------------|
| Corporate Office | Australia - Sydney | India - Bangalore | Austria - Wels |
| 2355 West Chandler Blvd. | Tel: 61-2-9868-6733 | Tel: 91-80-3090-4444 | Tel: 43-7242-2244-39 |
| Chandler, AZ 85224-6199 | China - Beijing | India - New Delhi | Fax: 43-7242-2244-393 |
| Tel: 480-792-7200 | Tel: 86-10-8569-7000 | Tel: 91-11-4160-8631 | Denmark - Copenhagen |
| ax: 480-792-7277 | China - Chengdu | India - Pune | Tel: 45-4450-2828 |
| echnical Support: | Tel: 86-28-8665-5511 | Tel: 91-20-4121-0141 | Fax: 45-4485-2829 |
| nttp://www.microchip.com/ | China - Chongqing | Japan - Osaka | Finland - Espoo |
| support | Tel: 86-23-8980-9588 | Tel: 81-6-6152-7160 | Tel: 358-9-4520-820 |
| Veb Address: | China - Dongguan | Japan - Tokyo | France - Paris |
| www.microchip.com | Tel: 86-769-8702-9880 | Tel: 81-3-6880- 3770 | Tel: 33-1-69-53-63-20 |
| Atlanta | China - Guangzhou | Korea - Daegu | Fax: 33-1-69-30-90-79 |
| Ouluth, GA | Tel: 86-20-8755-8029 | Tel: 82-53-744-4301 | Germany - Garching |
| el: 678-957-9614 | China - Hangzhou | Korea - Seoul | Tel: 49-8931-9700 |
| ax: 678-957-1455 | Tel: 86-571-8792-8115 | Tel: 82-2-554-7200 | Germany - Haan |
| ustin, TX | China - Hong Kong SAR | Malaysia - Kuala Lumpur | Tel: 49-2129-3766400 |
| el: 512-257-3370 | Tel: 852-2943-5100 | Tel: 60-3-7651-7906 | Germany - Heilbronn |
| Soston | China - Nanjing | Malaysia - Penang | Tel: 49-7131-67-3636 |
| Vestborough, MA | Tel: 86-25-8473-2460 | Tel: 60-4-227-8870 | Germany - Karlsruhe |
| el: 774-760-0087 | China - Qingdao | Philippines - Manila | Tel: 49-721-625370 |
| ax: 774-760-0088 | Tel: 86-532-8502-7355 | Tel: 63-2-634-9065 | Germany - Munich |
| Chicago | China - Shanghai | Singapore | Tel: 49-89-627-144-0 |
| asca, IL | Tel: 86-21-3326-8000 | Tel: 65-6334-8870 | Fax: 49-89-627-144-44 |
| el: 630-285-0071 | China - Shenyang | Taiwan - Hsin Chu | Germany - Rosenheim |
| ax: 630-285-0075 | Tel: 86-24-2334-2829 | Tel: 886-3-577-8366 | Tel: 49-8031-354-560 |
| allas | China - Shenzhen | Taiwan - Kaohsiung | Israel - Ra'anana |
| ddison, TX | Tel: 86-755-8864-2200 | Tel: 886-7-213-7830 | Tel: 972-9-744-7705 |
| el: 972-818-7423 | China - Suzhou | Taiwan - Taipei | Italy - Milan |
| ax: 972-818-2924 | Tel: 86-186-6233-1526 | Tel: 886-2-2508-8600 | Tel: 39-0331-742611 |
| etroit | China - Wuhan | Thailand - Bangkok | Fax: 39-0331-466781 |
| lovi, MI | Tel: 86-27-5980-5300 | Tel: 66-2-694-1351 | Italy - Padova |
| el: 248-848-4000 | China - Xian | Vietnam - Ho Chi Minh | Tel: 39-049-7625286 |
| louston, TX | Tel: 86-29-8833-7252 | Tel: 84-28-5448-2100 | Netherlands - Drunen |
| el: 281-894-5983 | China - Xiamen | | Tel: 31-416-690399 |
| ndianapolis | Tel: 86-592-2388138 | | Fax: 31-416-690340 |
| loblesville, IN | China - Zhuhai | | Norway - Trondheim |
| el: 317-773-8323 | Tel: 86-756-3210040 | | Tel: 47-72884388 |
| ax: 317-773-5453 | | | Poland - Warsaw |
| el: 317-536-2380 | | | Tel: 48-22-3325737 |
| os Angeles | | | Romania - Bucharest |
| lission Viejo, CA | | | Tel: 40-21-407-87-50 |
| el: 949-462-9523 | | | Spain - Madrid |
| ax: 949-462-9608 | | | Tel: 34-91-708-08-90 |
| el: 951-273-7800 | | | Fax: 34-91-708-08-91 |
| aleigh, NC | | | Sweden - Gothenberg |
| el: 919-844-7510 | | | Tel: 46-31-704-60-40 |
| lew York, NY | | | Sweden - Stockholm |
| el: 631-435-6000 | | | Tel: 46-8-5090-4654 |
| an Jose, CA | | | UK - Wokingham |
| el: 408-735-9110 | | | Tel: 44-118-921-5800 |
| el: 408-436-4270 | | | Fax: 44-118-921-5820 |
| anada - Toronto | | | |
| el: 905-695-1980 | | | |
| Fax: 905-695-2078 | | | |
| | | | |