## 6 General Purpose I/O (GPIO)

There are 54 general-purpose I/O (GPIO) lines split into two banks. All GPIO pins have at least two alternative functions within BCM. The alternate functions are usually peripheral IO and a single peripheral may appear in each bank to allow flexibility on the choice of IO voltage. Details of alternative functions are given in section 6.2. Alternative Function Assignments.

The block diagram for an individual GPIO pin is given below:




Figure 6-1 GPIO Block Diagram

the general model: the pi GPIO pins (the thin, double row of spikes on the right edge) are controlled by reading and writing to special memory locations. (given below). in the simplest case, we set a pin to input/ouput using its for output pins, we set it to 1 by writing a 1 to its GPSET, and set to 0 by writing 1 to GPCLR

#### BCM2835 ARM Peripherals BROADCOM.

The GPIO peripheral has three dedicated interrupt lines. These lines are triggered by the setting of bits in the event detect status register. Each bank has its' own interrupt line with the third line shared between all bits.

The Alternate function table also has the pull state (pull-up/pull-down) which is applied after a power down.

note: these are contiguous. so you

can set unsigned \*addr = GPIOSEL0 and then use array indexing 6.1 Register View

note: our GPIO addresses are 0x2020 0000 rather than 0x7e20 0000

The GPIO has 41 registers. All accesses are assumed to be 32-bit.

duplicate

	Address	Field Name	Description	Size	Read/ Write
	0x 7E20 0000	GPFSEL0	GPIO Function Select 0	32	R/W
(1) set a GPIO	0x 7E20 0000	GPFSEL0	GPIO Function Select 0	32	R/W
pin's function	0x 7E20 0004	GPFSEL1	GPIO Function Select 1	32	R/W
first	0x 7E20 0008	GPFSEL2	GPIO Function Select 2	32	R/W
	0x 7E20 000C	GPFSEL3	GPIO Function Select 3	32	R/W
	0x 7E20 0010	GPFSEL4	GPIO Function Select 4	32	R/W
	0x 7E20 0014	GPFSEL5	GPIO Function Select 5	32	R/W
	0x 7E20 0018	-	Reserved	-	-
to got the gin	0x 7E20 001C	GPSET0	GPIO Pin Output Set 0	32	W
to set the pin — high, write 1	0x 7E20 0020	GPSET1	GPIO Pin Output Set 1	32	W
	0x 7E20 0024	-	Reserved	-	-
	0x 7E20 0028	GPCLR0	GPIO Pin Output Clear 0	32	W
to set pin	0x 7E20 002C	GPCLR1	GPIO Pin Output Clear 1	32	W
low, write 1	0x 7E20 0030	-	Reserved	-	-
	0x 7E20 0034	GPLEV0	GPIO Pin Level 0	32	R
	0x 7E20 0038	GPLEV1	GPIO Pin Level 1	32	R
	0x 7E20 003C	-	Reserved	_	-
	0x 7E20 0040	GPEDS0	GPIO Pin Event Detect Status 0	32	R/W
	0x 7E20 0044	GPEDS1	GPIO Pin Event Detect Status 1	32	R/W
	0x 7E20 0048	-	Reserved	_	-
we will use	0x 7E20 004C	GPREN0	GPIO Pin Rising Edge Detect Enable 0	32	R/W
these in later	0x 7E20 0050	GPREN1	GPIO Pin Rising Edge Detect Enable 1	32	R/W
labs to trigger	0x 7E20 0054	-	Reserved	-	-
interrupts when		GPFEN0	GPIO Pin Falling Edge Detect Enable 0	32	R/W
a device change	S 0x 7E20 005C	GPFEN1	GPIO Pin Falling Edge Detect Enable 1	32	R/W

06 February 2012 Broadcom Europe Ltd. 406 Science Park Milton Road Cambridge CB4 0WW © 2012 Broadcom Corporation. All rights reserved

Page 90

you can r/w these using pointers. eg. volatile unsigned \*u = GPSET0; \*u = (1 << 8); to set the 8th pin. however



Address	Field Name	Description	Size	Read/ Write
0x 7E20 0060	-	Reserved	-	-
0x 7E20 0064	GPHEN0	GPIO Pin High Detect Enable 0	32	R/W
0x 7E20 0068	GPHEN1	GPIO Pin High Detect Enable 1	32	R/W
0x 7E20 006C	-	Reserved	-	-
0x 7E20 0070	GPLEN0	GPIO Pin Low Detect Enable 0	32	R/W
0x 7E20 0074	GPLEN1	GPIO Pin Low Detect Enable 1	32	R/W
0x 7E20 0078	-	Reserved	-	-
0x 7E20 007C	GPAREN0	GPIO Pin Async. Rising Edge Detect 0	32	R/W
0x 7E20 0080	GPAREN1	GPIO Pin Async. Rising Edge Detect 1	32	R/W
0x 7E20 0084	-	Reserved	-	-
0x 7E20 0088	GPAFEN0	GPIO Pin Async. Falling Edge Detect 0	32	R/W
0x 7E20 008C	GPAFEN1	GPIO Pin Async. Falling Edge Detect 1	32	R/W
0x 7E20 0090	-	Reserved	-	-
0x 7E20 0094	GPPUD	GPIO Pin Pull-up/down Enable	32	R/W
0x 7E20 0098	GPPUDCLK0	GPIO Pin Pull-up/down Enable Clock 0	32	R/W
0x 7E20 009C	GPPUDCLK1	GPIO Pin Pull-up/down Enable Clock 1	32	R/W
0x 7E20 00A0	-	Reserved	-	-
0x 7E20 00B0	-	Test	4	R/W

### **Table 6-1 GPIO Register Assignment**

### **GPIO Function Select Registers (GPFSELn)**

#### SYNOPSIS

The function select registers are used to define the operation of the general-purpose I/O pins. Each of the 54 GPIO pins has at least two alternative functions as defined in section 16.2. The FSEL{n} field determines the functionality of the nth GPIO pin. All unused alternative function lines are tied to ground and will output a "0" if selected. All pins reset to normal GPIO input operation.

Bit(s)	Field Name	Description	Туре	Reset
31-30		Reserved	R	0



							in the second se
	29-27	FSEL9	FSEL9 - Function Select 9  000 = GPIO Pin 9 is an input  001 = GPIO Pin 9 is an output  100 = GPIO Pin 9 takes alternate function 0  101 = GPIO Pin 9 takes alternate function 1  110 = GPIO Pin 9 takes alternate function 2  111 = GPIO Pin 9 takes alternate function 3  011 = GPIO Pin 9 takes alternate function 4	to set GPIO 9 bits 29-27. to etc. to set GPIO 8 26-24.	set to a	n oupu	t, write 001,
	26-24	FSEL8	010 = GPIO Pin 9 takes alternate function 5 FSEL8 - Function Select 8	etc.	R/W	0	
t	23-21	FSEL7	FSEL7 - Function Select 7		R/W	0	
	20-18	FSEL6	FSEL6 - Function Select 6		R/W	0	
	17-15	FSEL5	FSEL5 - Function Select 5		R/W	0	
	14-12	FSEL4	FSEL4 - Function Select 4		R/W	0	
	11-9	FSEL3	FSEL3 - Function Select 3		R/W	0	
	8-6	FSEL2	FSEL2 - Function Select 2		R/W	0	
	5-3	FSEL1	FSEL1 - Function Select 1		R/W	0	
	2-0	FSEL0	FSEL0 - Function Select 0		R/W	0	

you can find its address

this 32-bit word controls pins 0...9

Table 6-2 – GPIO Alternate function select register 0

Description

on p 90.

pins 10..19

Bit(s) Field Name

Dit(3)	rielu ivallie	Description	Type	Keset
31-30		Reserved	R	0
29-27	FSEL19	FSEL19 - Function Select 19  000 = GPIO Pin 19 is an input  001 = GPIO Pin 19 is an output  100 = GPIO Pin 19 takes alternate function 0  101 = GPIO Pin 19 takes alternate function 1  110 = GPIO Pin 19 takes alternate function 2  111 = GPIO Pin 19 takes alternate function 3  011 = GPIO Pin 19 takes alternate function 4  010 = GPIO Pin 19 takes alternate function 5	R/W	0
26-24	FSEL18	FSEL18 - Function Select 18	R/W	0
23-21	FSEL17	FSEL17 - Function Select 17	R/W	0
20-18	FSEL16	FSEL16 - Function Select 16	R/W	0
17-15	FSEL15	FSEL15 - Function Select 15	R/W	0
14-12	FSEL14	FSEL14 - Function Select 14	R/W	0
11-9	FSEL13	FSEL13 - Function Select 13	R/W	0
8-6	FSEL12	FSEL12 - Function Select 12	R/W	0
5-3	FSEL11	FSEL11 - Function Select 11	R/W	0
2-0	FSEL10	FSEL10 - Function Select 10	R/W	0

Table 6-3 – GPIO Alternate function select register 1

Reset



	Bit(s)	Field Name	Description	Туре	Reset
	31-30		Reserved	R	0
pins 2920	29-27	FSEL29	FSEL29 - Function Select 29  000 = GPIO Pin 29 is an input  001 = GPIO Pin 29 is an output  100 = GPIO Pin 29 takes alternate function 0  101 = GPIO Pin 29 takes alternate function 1  110 = GPIO Pin 29 takes alternate function 2  111 = GPIO Pin 29 takes alternate function 3  011 = GPIO Pin 29 takes alternate function 4  010 = GPIO Pin 29 takes alternate function 5	R/W	0
	26-24	FSEL28	FSEL28 - Function Select 28	R/W	0
	23-21	FSEL27	FSEL27 - Function Select 27	R/W	0
	20-18	FSEL26	FSEL26 - Function Select 26	R/W	0
	17-15	FSEL25	FSEL25 - Function Select 25	R/W	0
	14-12	FSEL24	FSEL24 - Function Select 24	R/W	0
	11-9	FSEL23	FSEL23 - Function Select 23	R/W	0
	8-6	FSEL22	FSEL22 - Function Select 22	R/W	0
	5-3	FSEL21	FSEL21 - Function Select 21	R/W	0
	2-0	FSEL20	FSEL20 - Function Select 20	R/W	0

Table 6-4 – GPIO Alternate function select register 2

n/a for our pi for the moment

Bit(s)	Field Name	Description	Type	Reset
31-30		Reserved	R	0
29-27	FSEL39	FSEL39 - Function Select 39  000 = GPIO Pin 39 is an input  001 = GPIO Pin 39 is an output  100 = GPIO Pin 39 takes alternate function 0  101 = GPIO Pin 39 takes alternate function 1  110 = GPIO Pin 39 takes alternate function 2  111 = GPIO Pin 39 takes alternate function 3  011 = GPIO Pin 39 takes alternate function 4  010 = GPIO Pin 39 takes alternate function 5	R/W	0
26-24	FSEL38	FSEL38 - Function Select 38	R/W	0
23-21	FSEL37	FSEL37 - Function Select 37	R/W	0
20-18	FSEL36	FSEL36 - Function Select 36	R/W	0
17-15	FSEL35	FSEL35 - Function Select 35	R/W	0
14-12	FSEL34	FSEL34 - Function Select 34	R/W	0
11-9	FSEL33	FSEL33 - Function Select 33	R/W	0
8-6	FSEL32	FSEL32 - Function Select 32	R/W	0



5-3	FSEL31	FSEL31 - Function Select 31	R/W	0	
2-0	FSEL30	FSEL30 - Function Select 30	R/W	0	1

Table 6-5 – GPIO Alternate function select register 3

Bit(s)	Field Name	Description	Туре	Reset
31-30		Reserved	R	0
29-27	FSEL49	FSEL49 - Function Select 49  000 = GPIO Pin 49 is an input  001 = GPIO Pin 49 is an output  100 = GPIO Pin 49 takes alternate function 0  101 = GPIO Pin 49 takes alternate function 1  110 = GPIO Pin 49 takes alternate function 2  111 = GPIO Pin 49 takes alternate function 3  011 = GPIO Pin 49 takes alternate function 4  010 = GPIO Pin 49 takes alternate function 5	R/W	0
26-24	FSEL48	FSEL48 - Function Select 48	R/W	0
23-21	FSEL47	FSEL47 - Function Select 47	R/W	0
20-18	FSEL46	FSEL46 - Function Select 46	R/W	0
17-15	FSEL45	FSEL45 - Function Select 45	R/W	0
14-12	FSEL44	FSEL44 - Function Select 44	R/W	0
11-9	FSEL43	FSEL43 - Function Select 43	R/W	0
8-6	FSEL42	FSEL42 - Function Select 42	R/W	0
5-3	FSEL41	FSEL41 - Function Select 41	R/W	0
2-0	FSEL40	FSEL40 - Function Select 40	R/W	0

Table 6-6 - GPIO Alternate function select register 4

Bit(s)	Field Name	Description	Туре	Reset
31-12		Reserved	R	0
11-9	FSEL53	FSEL53 - Function Select 53  000 = GPIO Pin 53 is an input  001 = GPIO Pin 53 is an output  100 = GPIO Pin 53 takes alternate function 0  101 = GPIO Pin 53 takes alternate function 1  110 = GPIO Pin 53 takes alternate function 2  111 = GPIO Pin 53 takes alternate function 3  011 = GPIO Pin 53 takes alternate function 4  010 = GPIO Pin 53 takes alternate function 5	R/W	0
8-6	FSEL52	FSEL52 - Function Select 52	R/W	0
5-3	FSEL51	FSEL51 - Function Select 51	R/W	0
2-0	FSEL50	FSEL50 - Function Select 50	R/W	0

n/a



#### Table 6-7 – GPIO Alternate function select register 5

## **GPIO Pin Output Set Registers (GPSETn)**

SYNOPSIS

The output set registers are used to set a GPIO pin. The SET{n} field defines the respective GPIO pin to set, writing a "0" to the field has no effect. If the GPIO pin is being used as in input (by default) then the value in the SET{n} field is ignored. However, if the pin is subsequently defined as an output then the bit will be set according to the last set/clear operation. Separating the set and clear functions removes the need for read-modify-write operations

to set pin 9, write 1 to bit 9 of this 32-bit word. same for pins 0..31.

Bit(s)	Field Name	Description	Туре	Reset
31-0	SETn (n=031)	0 = No effect 1 = Set GPIO pin <i>n</i>	R/W	0

Table 6-8 – GPIO Output Set Register 0

find ithe word's address on page 90.

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	SETn (n=3253)	0 = No effect 1 = Set GPIO pin <i>n</i> .	R/W	0

Table 6-9 - GPIO Output Set Register 1

## **GPIO Pin Output Clear Registers (GPCLRn)**

**SYNOPSIS** 

The output clear registers) are used to clear a GPIO pin. The CLR{n} field defines the respective GPIO pin to clear, writing a "0" to the field has no effect. If the GPIO pin is being used as in input (by default) then the value in the CLR{n} field is ignored. However, if the pin is subsequently defined as an output then the bit will be set according to the last set/clear operation. Separating the set and clear functions removes the need for read-modify-write operations.

common, but weird for software people:

to set pin to 0, write a 1 (not a 0) to its offset.

Bit(s)	Field Name	Description	Туре	Reset
31-0	CLRn (n=031)	0 = No effect 1 = Clear GPIO pin <i>n</i>	R/W	0

Table 6-10 – GPIO Output Clear Register 0

write 1 to bit 9.

same for pin 0..31.

so, pin 9:

n		Field Name	Description	Туре	Reset
	31-22	-	Reserved	R	0

<sup>&</sup>quot;why do it like this?"

21-0	CLRn (n=3253)	0 = No effect 1 = Set GPIO pin <i>n</i>	R/W	0
	(/			

Table 6-11 - GPIO Output Clear Register 1

## **GPIO Pin Level Registers (GPLEVn)**

SYNOPSIS The pin level registers return the actual value of the pin. The LEV{n} field gives the value of the respective GPIO pin.

Bit(s)	Field Name	Description	Туре	Reset
31-0		0 = GPIO pin n is low 0 = GPIO pin n is high	R/W	0

Table 6-12 - GPIO Level Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0		0 = GPIO pin n is low 0 = GPIO pin n is high	R/W	0

Table 6-13 – GPIO Level Register 1

to enable interrupts for GPIO: (1) you need to set the interrupt event type you want and (2) you need to enable the correct GPIO interrupt line (see page 113).

#### **GPIO Event Detect Status Registers (GPEDSn)**

#### **SYNOPSIS**

The event detect status registers are used to record level and edge events on the GPIO pins. The relevant bit in the event detect status registers is set whenever: 1) an edge is detected that matches the type of edge programmed in the rising/falling edge detect enable registers, or 2) a level is detected that matches the type of level programmed in the high/low level detect enable registers. The bit is cleared by writing a "1" to the relevant bit.

The interrupt controller can be programmed to interrupt the processor when any of the status bits are set. The GPIO peripheral has three dedicated interrupt lines. Each GPIO bank can generate an independent interrupt. The third line generates a single interrupt whenever any bit is set.

Bit(s)	Field Name	Description	Туре	Reset
31-0	EDSn (n=031)	0 = Event not detected on GPIO pin n 1 = Event detected on GPIO pin n	R/W	0

Table 6-14 - GPIO Event Detect Status Register 0



Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	EDSn (n=3253)	0 = Event not detected on GPIO pin n 1 = Event detected on GPIO pin n	R/W	0

Table 6-15 - GPIO Event Detect Status Register 1

## **GPIO Rising Edge Detect Enable Registers (GPRENn)**

#### **SYNOPSIS**

The rising edge detect enable registers define the pins for which a rising edge transition sets a bit in the event detect status registers (GPEDSn). When the relevant bits are set in both the GPRENn and GPFENn registers, any transition (1 to 0 and 0 to 1) will set a bit in the GPEDSn registers. The GPRENn registers use synchronous edge detection. This means the input signal is sampled using the system clock and then it is looking for a "011" pattern on the sampled signal. This has the effect of suppressing glitches.

Bit(s)	Field Name	Description	Туре	Reset
31-0	RENn (n=031)	0 = Rising edge detect disabled on GPIO pin <i>n</i> .	R/W	0
		1 = Rising edge on GPIO pin <i>n</i> sets corresponding bit in EDSn.		

Table 6-16 – GPIO Rising Edge Detect Status Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	RENn (n=3253)	<ul> <li>0 = Rising edge detect disabled on GPIO pin <i>n</i>.</li> <li>1 = Rising edge on GPIO pin <i>n</i> sets corresponding bit in EDSn.</li> </ul>	R/W	0

Table 6-17 – GPIO Rising Edge Detect Status Register 1



## GPIO Falling Edge Detect Enable Registers (GPRENn)

#### **S**YNOPSIS

The falling edge detect enable registers define the pins for which a falling edge transition sets a bit in the event detect status registers (GPEDSn). When the relevant bits are set in both the GPRENn and GPFENn registers, any transition (1 to 0 and 0 to 1) will set a bit in the GPEDSn registers. The GPFENn registers use synchronous edge detection. This means the input signal is sampled using the system clock and then it is looking for a "100" pattern on the sampled signal. This has the effect of suppressing glitches.

Bit(s)	Field Name	Description	Туре	Reset
31-0	FENn (n=031)	0 = Falling edge detect disabled on GPIO pin n.	R/W	0
		1 = Falling edge on GPIO pin <i>n</i> sets corresponding bit in EDSn.		

### Table 6-18 – GPIO Falling Edge Detect Status Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	FENn (n=3253)	0 = Falling edge detect disabled on GPIO pin $n$ .	R/W	0
		1 = Falling edge on GPIO pin <i>n</i> sets corresponding bit in EDSn.		

Table 6-19 - GPIO Falling Edge Detect Status Register 1

## **GPIO High Detect Enable Registers (GPHENn)**

### SYNOPSIS

The high level detect enable registers define the pins for which a high level sets a bit in the event detect status register (GPEDSn). If the pin is still high when an attempt is made to clear the status bit in GPEDSn then the status bit will remain set.

	Bit(s)	Field Name	Description	Туре	Reset
Ī	31-0	HENn (n=031)	0 = High detect disabled on GPIO pin  n	R/W	0
			1 = High on GPIO pin <i>n</i> sets corresponding bit in GPEDS		

#### Table 6-20 – GPIO High Detect Status Register 0

Bit(s)	Field Name	Description		Reset
31-22	-	Reserved	R	0
21-0	HENn (n=3253)	0 = High detect disabled on GPIO pin  n	R/W	0
		1 = High on GPIO pin <i>n</i> sets corresponding bit in GPEDS		

Table 6-21 - GPIO High Detect Status Register 1

## **GPIO Low Detect Enable Registers (GPLENn)**

Synopsis The low level detect enable registers define the pins for which a low level sets a bit in the event detect status register (GPEDSn). If the pin is still low when an attempt is made to clear the status bit in GPEDSn then the status bit will remain set.

Bit(s)	Field Name	Description		Reset
31-0	LENn (n=031)	0 = Low detect disabled on GPIO pin <i>n</i>	R/W	0
		1 = Low on GPIO pin <i>n</i> sets corresponding bit in GPEDS		

#### Table 6-22 – GPIO Low Detect Status Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	LENn (n=3253)	0 = Low detect disabled on GPIO pin <i>n</i>	R/W	0
		1 = Low on GPIO pin <i>n</i> sets corresponding bit in GPEDS		

Table 6-23 - GPIO Low Detect Status Register 1

### **GPIO Asynchronous rising Edge Detect Enable Registers (GPARENn)**

#### **SYNOPSIS**

The asynchronous rising edge detect enable registers define the pins for which a asynchronous rising edge transition sets a bit in the event detect status registers (GPEDSn).

Asynchronous means the incoming signal is not sampled by the system clock. As such rising edges of very short duration can be detected.

Bit(s)	Field Name	Description	Туре	Reset
31-0	ARENn (n=031)	0 = Asynchronous rising edge detect disabled on GPIO pin n.	R/W	0
		1 = Asynchronous rising edge on GPIO pin <i>n</i> sets corresponding bit in EDSn.		

#### Table 6-24 – GPIO Asynchronous rising Edge Detect Status Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	ARENn (n=3253)	Reserved  0 = Asynchronous rising edge detect disabled on GPIO pin n.  1 = Asynchronous rising edge on GPIO pin n sets corresponding bit in EDSn.		0



Table 6-25 – GPIO Asynchronous rising Edge Detect Status Register 1

#### **GPIO Asynchronous Falling Edge Detect Enable Registers (GPAFENn)**

#### **SYNOPSIS**

The asynchronous falling edge detect enable registers define the pins for which a asynchronous falling edge transition sets a bit in the event detect status registers (GPEDSn). Asynchronous means the incoming signal is not sampled by the system clock. As such falling edges of very short duration can be detected.

Bit(s)	Field Name	Description	Туре	Reset
31-0	AFENn (n=031)	0 = Asynchronous falling edge detect disabled on GPIO pin <i>n</i> .	R/W	0
		1 = Asynchronous falling edge on GPIO pin <i>n</i> sets corresponding bit in EDSn.		

#### Table 6-26 – GPIO Asynchronous Falling Edge Detect Status Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	AFENn (n=3253)	0 = Asynchronous falling edge detect disabled on GPIO pin <i>n</i> .	R/W	0
		1 = Asynchronous falling edge on GPIO pin <i>n</i> sets corresponding bit in EDSn.		

#### Table 6-27 - GPIO Asynchronous Falling Edge Detect Status Register 1

### GPIO Pull-up/down Register (GPPUD)

#### **S**YNOPSIS

The GPIO Pull-up/down Register controls the actuation of the internal pull-up/down control line to ALL the GPIO pins. This register must be used in conjunction with the 2 GPPUDCLKn registers.

Note that it is not possible to read back the current Pull-up/down settings and so it is the users' responsibility to 'remember' which pull-up/downs are active. The reason for this is that GPIO pull-ups are maintained even in power-down mode when the core is off, when all register contents is lost.

The Alternate function table also has the pull state which is applied after a power down.

Bit(s)	Field Name	Description	Туре	Reset	
--------	------------	-------------	------	-------	--



31-2		Unused	R	0
1-0	PUD	PUD - GPIO Pin Pull-up/down	R/W	0
1		00 = Off - disable pull-up/down		
		01 = Enable Pull Down control		
<i>Y</i>		10 = Enable Pull Up control		
		11 = Reserved		
		*Use in conjunction with GPPUDCLK0/1/2		

Table 6-28 – GPIO Pull-up/down Register (GPPUD)

description is problematic. also, harder to test that it worked.

### GPIO Pull-up/down Clock Registers (GPPUDCLKn)

#### **S**YNOPSIS

unclear which clock!

pi clock? GPU clock?

linux uses 150usec

so we do to. dwelch

uses around 2-3x 150

system clock cycles

The GPIO Pull-up/down Clock Registers control the actuation of internal pull-downs on the respective GPIO pins. These registers must be used in conjunction with the GPPUD register to effect GPIO Pull-up/down changes. The following sequence of events is required:

- 1. Write to GPPUD to set the required control signal (i.e. Pull-up or Pull-Down or neither to remove the current Pull-up/down)
- 2. Wait 150 cycles this provides the required set-up time for the control signal
- 3. Write to GPPUDCLK0/1 to clock the control signal into the GPIO pads you wish to modify NOTE only the pads which receive a clock will be modified, all others will retain their previous state.
- 4. Wait 150 cycles this provides the required hold time for the control signal but writing 0 seems to disable entirely
- 5. Write to GPPUD to remove the control signal
- 6. Write to GPPUDCLK0/1 to remove the clock but states writing 0 has no effect

do we have to wait 150usec?

	Bit(s)	Field Name	Description	Type	Reset
⁄e	(31-0)	PUDCLKn (n=031)	0 = No Effect 1 = Assert Clock on line (n) *Must be used in conjunction with GPPUD	R/W	0

Table 6-29 - GPIO Pull-up/down Clock Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	PUDCLKn (n=3253)	0 = No Effect 1 = Assert Clock on line (n) *Must be used in conjunction with GPPUD	R/W	0

Table 6-30 - GPIO Pull-up/down Clock Register 1



# 6.2 Alternative Function Assignments

Every GPIO pin can carry an alternate function. Up to 6 alternate function are available but not every pin has that many alternate functions. The table below gives a quick over view.

	Pull	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5
GPIO0	High	SDA0	SA5	<reserved></reserved>			
GPIO1	High	SCL0	SA4	<reserved></reserved>			
GPIO2	High	SDA1	SA3	<reserved></reserved>			
GPIO3	High	SCL1	SA2	<reserved></reserved>			
GPIO4	High	GPCLK0	SA1	<reserved></reserved>			ARM_TDI
GPIO5	High	GPCLK1	SA0	<reserved></reserved>			ARM_TDO
GPIO6	High	GPCLK2	SOE_N / SE	<reserved></reserved>			ARM_RTCK
GPIO7	High	SPI0_CE1_N	SWE_N/	<reserved></reserved>			
GPIO8	High	SPI0_CE0_N	SRW N SD0	<reserved></reserved>			
GPIO9	Low	SPI0_MISO	SD1	<reserved></reserved>			
GPIO10	Low	SPI0_MOSI	SD2	<reserved></reserved>			
GPIO11	Low	SPI0_SCLK	SD3	<reserved></reserved>			
GPIO12	Low	PWM0	SD4	<reserved></reserved>			ARM_TMS
GPIO13	Low	PWM1	SD5	<reserved></reserved>			ARM_TCK
GPIO14	Low	TXD0	SD6	<reserved></reserved>			TXD1
GPIO15	Low	RXD0	SD7	<reserved></reserved>			RXD1
GPIO16	Low	<reserved></reserved>	SD8	<reserved></reserved>	CTS0	SPI1_CE2_N	CTS1
GPIO17	Low	<reserved></reserved>	SD9	<reserved></reserved>	RTS0	SPI1_CE1_N	RTS1
GPIO18	Low	PCM_CLK	SD10	<reserved></reserved>	BSCSL SDA /	SPI1_CE0_N	PWM0
GPIO19	Low	PCM_FS	SD11	<reserved></reserved>	BSCSL SCL /	SPI1_MISO	PWM1
GPIO20	Low	PCM_DIN	SD12	<reserved></reserved>	BSCSL/	SPI1_MOSI	GPCLK0
GPIO21	Low	PCM_DOUT	SD13	<reserved></reserved>	MISO BSCSL/	SPI1_SCLK	GPCLK1
GPIO22	Low	<reserved></reserved>	SD14	<reserved></reserved>	CF N SD1_CLK	ARM_TRST	
GPIO23	Low	<reserved></reserved>	SD15	<reserved></reserved>	SD1_CMD	ARM_RTCK	
GPIO24	Low	<reserved></reserved>	SD16	<reserved></reserved>	SD1_DAT0	ARM_TDO	
GPIO25	Low	<reserved></reserved>	SD17	<reserved></reserved>	SD1_DAT1	ARM_TCK	
GPIO26	Low	<reserved></reserved>	<reserved></reserved>	<reserved></reserved>	SD1_DAT2	ARM_TDI	
GPIO27	Low	<reserved></reserved>	<reserved></reserved>	<reserved></reserved>	SD1_DAT3	ARM_TMS	
GPIO28	-	SDA0	SA5	PCM_CLK	<reserved></reserved>		
GPIO29	-	SCL0	SA4	PCM_FS	<reserved></reserved>		
GPIO30	Low	<reserved></reserved>	SA3	PCM_DIN	CTS0		CTS1
GPIO31	Low	<reserved></reserved>	SA2	PCM_DOUT	RTS0		RTS1
GPIO32	Low	GPCLK0	SA1	<reserved></reserved>	TXD0		TXD1
GPIO33	Low	<reserved></reserved>	SA0	<reserved></reserved>	RXD0		RXD1
GPIO34	High	GPCLK0	SOE_N / SE	<reserved></reserved>	<reserved></reserved>		
GPIO35	High	SPI0_CE1_N	SWE_N/		<reserved></reserved>		
GPIO36	High	SPI0_CE0_N	SRW N SD0	TXD0	<reserved></reserved>		
GPIO37	Low	SPI0_MISO	SD1	RXD0	<reserved></reserved>		
GPIO38	Low	SPI0_MOSI	SD2	RTS0	<reserved></reserved>		
GPIO39	Low	SPI0_SCLK	SD3	CTS0	<reserved></reserved>		
GPIO40	Low	PWM0	SD4		<reserved></reserved>	SPI2_MISO	TXD1
		the state of the s	the state of the s			The second secon	

for i2s



GPIO41	Low	PWM1	SD5	<reserved></reserved>	<reserved></reserved>	SPI2_MOSI	RXD1
GPIO42	Low	GPCLK1	SD6	<reserved></reserved>	<reserved></reserved>	SPI2_SCLK	RTS1
GPIO43	Low	GPCLK2	SD7	<reserved></reserved>	<reserved></reserved>	SPI2_CE0_N	CTS1
GPIO44	-	GPCLK1	SDA0	SDA1	<reserved></reserved>	SPI2_CE1_N	
GPIO45	-	PWM1	SCL0	SCL1	<reserved></reserved>	SPI2_CE2_N	
GPIO46	High	<internal></internal>					
GPIO47	High	<internal></internal>					
GPIO48	High	<internal></internal>					
GPIO49	High	<internal></internal>					
GPIO50	High	<internal></internal>					
GPIO51	High	<internal></internal>					
GPIO52	High	<internal></internal>					
GPIO53	High	<internal></internal>					

**Table 6-31 GPIO Pins Alternative Function Assignment** 

Entries which are white should *not* be used. These may have unexpected results as some of these have special functions used in test mode. e.g. they may drive the output with high frequency signals.

#### Special function legend:

Name	Function	See section		
SDA0	BSC <sup>6</sup> master 0 data line	BSC		
SCL0	BSC master 0 clock line	BSC		
SDA1	BSC master 1 data line	BSC		
SCL1	BSC master 1 clock line	BSC		
GPCLK0	General purpose Clock 0	<tbd></tbd>		
GPCLK1	General purpose Clock 1	<tbd></tbd>		
GPCLK2	General purpose Clock 2	<tbd></tbd>		
SPI0_CE1_N	SPI0 Chip select 1	SPI		
SPI0_CE0_N	SPI0 Chip select 0	SPI		
SPI0_MISO	SPI0 MISO	SPI		
SPI0_MOSI	SPI0 MOSI	SPI		
SPI0_SCLK	SPI0 Serial clock	SPI		
PWMx	Pulse Width Modulator 01	Pulse Width Modulator		
TXD0	UART 0 Transmit Data	UART		
RXD0	UART 0 Receive Data	UART		
CTS0	UART 0 Clear To Send	UART		
RTS0	UART 0 Request To Send	UART		
PCM_CLK	PCM clock	PCM Audio		
PCM_FS	PCM Frame Sync	PCM Audio		
PCM_DIN	PCM Data in	PCM Audio		
PCM_DOUT	PCM data out	PCM Audio		
SAx	Secondary mem Address bus	Secondary Memory Interface		
SOE_N/SE	Secondary mem. Controls	Secondary Memory Interface		
SWE_N/SRW_N	Secondary mem. Controls	Secondary Memory Interface		
SDx	Secondary mem. data bus	Secondary Memory Interface		
BSCSL SDA / MOSI BSC slave Data, SPI salve MC		BSC ISP slave		
BSCSL SCL / SCLK	BSC slave Clock, SPI slave clock	BSC ISP slave		
BSCSL - / MISO	BSC <not used="">,SPI MISO</not>	BSC ISP slave		
BSCSL - / CE_N	BSC <not used="">, SPI CSn</not>	BSC ISP slave		

<sup>&</sup>lt;sup>6</sup> The Broadcom Serial Control bus is a proprietary bus compliant with the Philips<sup>®</sup> I2C bus/interface



Name	Function	See section
SPI1_CEx_N	SPI1 Chip select 0-2	Auxiliary I/O
SPI1_MISO	SPI1 MISO	Auxiliary I/O
SPI1_MOSI	SPI1 MOSI	Auxiliary I/O
SPI1_SCLK	SPI1 Serial clock	Auxiliary I/O
TXD0	UART 1 Transmit Data	Auxiliary I/O
RXD0	UART 1 Receive Data	Auxiliary I/O
CTS0	UART 1 Clear To Send	Auxiliary I/O
RTS0	UART 1 Request To Send	Auxiliary I/O
SPI2_CEx_N	SPI2 Chip select 0-2	Auxiliary I/O
SPI2_MISO	SPI2 MISO	Auxiliary I/O
SPI2_MOSI	SPI2 MOSI	Auxiliary I/O
SPI2_SCLK	SPI2 Serial clock	Auxiliary I/O
ARM_TRST	ARM JTAG reset	<tbd></tbd>
ARM_RTCK	ARM JTAG return clock	<tbd></tbd>
ARM_TDO	ARM JTAG Data out	<tbd></tbd>
ARM_TCK	ARM JTAG Clock	<tbd></tbd>
ARM_TDI	ARM JTAG Data in	<tbd></tbd>
ARM_TMS	ARM JTAG Mode select	<tbd></tbd>