Analysis Report

$evolvi (configurazione, curand State XORWOW^*) \\$

Duration	2.196 ms (2,195,508 ns)	
Grid Size	[128,1,1]	
Block Size	[1024,1,1]	
Registers/Thread	30	
Shared Memory/Block	0 B	
Shared Memory Requested	64 KiB	
Shared Memory Executed	64 KiB	
Shared Memory Bank Size	4 B	

[0] GeForce 840M


[0] Gervice 640Wi						
GPU UUID	GPU-4a39874c-8303-b7e3-9758-a265118f0297					
Compute Capability	5.0					
Max. Threads per Block	1024					
Max. Shared Memory per Block	48 KiB					
Max. Registers per Block	65536					
Max. Grid Dimensions	[2147483647, 65535, 65535]					
Max. Block Dimensions	[1024, 1024, 64]					
Max. Warps per Multiprocessor	64					
Max. Blocks per Multiprocessor	32					
Single Precision FLOP/s	863.232 GigaFLOP/s					
Double Precision FLOP/s	26.976 GigaFLOP/s					
Number of Multiprocessors	3					
Multiprocessor Clock Rate	1.124 GHz					
Concurrent Kernel	true					
Max IPC	6					
Threads per Warp	32					
Global Memory Bandwidth	14.4 GB/s					
Global Memory Size	2 GiB					
Constant Memory Size	64 KiB					
L2 Cache Size	1 MiB					
Memcpy Engines	1					
PCIe Generation	2					
PCIe Link Rate	5 Gbit/s					
PCIe Link Width	4					

1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "evolvi" is most likely limited by instruction and memory latency. You should first examine the information in the "Instruction And Memory Latency" section to determine how it is limiting performance.

1.1. Kernel Performance Is Bound By Instruction And Memory Latency

This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance of "GeForce 840M". These utilization levels indicate that the performance of the kernel is most likely limited by the latency of arithmetic or memory operations. Achieved compute throughput and/or memory bandwidth below 60% of peak typically indicates latency issues.



2. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The results below indicate that the GPU does not have enough work because instruction execution is stalling excessively.

2.1. Instruction Latencies May Be Limiting Performance

Instruction stall reasons indicate the condition that prevents warps from executing on any given cycle. The following chart shows the break-down of stalls reasons averaged over the entire execution of the kernel. The kernel has good theoretical and achieved occupancy indicating that there are likely sufficient warps executing on each SM. Since occupancy is not an issue it is likely that performance is limited by the instruction stall reasons described below.

Not Selected - Warp was ready to issue, but some other warp issued instead. You may be able to sacrifice occupancy without impacting latency hiding and doing so may help improve cache hit rates.

Execution Dependency - An input required by the instruction is not yet available. Execution dependency stalls can potentially be reduced by increasing instruction-level parallelism.

Constant - A constant load is blocked due to a miss in the constants cache.

Memory Throttle - Large number of pending memory operations prevent further forward progress. These can be reduced by combining several memory transactions into one.

Texture - The texture sub-system is fully utilized or has too many outstanding requests.


Instruction Fetch - The next assembly instruction has not yet been fetched.

Pipeline Busy - The compute resource(s) required by the instruction is not yet available.

Synchronization - The warp is blocked at a __syncthreads() call.

Memory Dependency - A load/store cannot be made because the required resources are not available or are fully utilized, or too many requests of a given type are outstanding. Data request stalls can potentially be reduced by optimizing memory alignment and access patterns.

Optimization: Resolve the primary stall issue; other.




2.2. Occupancy Is Not Limiting Kernel Performance

The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


Variable	Achieved	Theoretical	Device Limit	Grid Si	ze: [1	28,1,1] (128	blocks)	Bloc	k Size	:[102	4,1,1] (1024 th
Occupancy Per SM													
Active Blocks		2	32	0	3	6 9	9 12	15	18	21	24	27	30 32
Active Warps	49.84	64	64	0	7	14	21	28	35	42	49	56	664
Active Threads		2048	2048	0	256	512	76	3 10	24 :	1280	1536	179	2 2048
Occupancy	77.9%	100%	100%	0%		25	%	5(0%		75%		100%
Warps													
Threads/Block		1024	1024	0	128	256	38	4 51	.2	640	768	89	5 1024
Warps/Block		32	32	0	3	6 9	9 12	15	18	21	24	27	30 32
Block Limit		2	32	0	3	6 9	9 12	15	18	21	24	27	30 32
Registers													
Registers/Thread		30	255	0	32	64	96	12	28	160	192	22	4 255
Registers/Block		32768	65536			16k		32k			48k		64k
Block Limit		2	32	0	3	6 9	9 12	15	18	21	24	27	30 32
Shared Memory													
Shared Memory/Block		0	65536	0		16	<	32	2k		48k		64k
Block Limit			32										

2.3. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.




Varying Register Count



Registers Per Thread

Varying Shared Memory Usage



Shared Memory Per Block (bytes)

3. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized. Compute resources are used most efficiently when all threads in a warp have the same branching and predication behavior. The results below indicate that a significant fraction of the available compute performance is being wasted because branch and predication behavior is differing for threads within a warp.

3.1. Low Warp Execution Efficiency

Warp execution efficiency is the average percentage of active threads in each executed warp. Increasing warp execution efficiency will increase utilization of the GPU's compute resources. The kernel's warp execution efficiency of 23.6% is less than 100% due to divergent branches and predicated instructions. If predicated instructions are not taken into account the warp execution efficiency for these kernels is 24.7%.

Optimization: Reduce the amount of intra-warp divergence and predication in the kernel.

3.2. Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Each entry below points to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

/home/giuseppe/Documents/myCUDA/ostacoli-2D/poligoni/improved/cuda impr/const memory/register/inside/inside.cu

Line 109	Divergence = 70.7% [144762 divergent executions out of 204800 total executions]
Line 109	Divergence = 70.7% [144768 divergent executions out of 204800 total executions]
Line 161	Divergence = 100% [4095 divergent executions out of 4096 total executions]

3.3. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.


Texture - Load and store instructions for local, global, and texture memory.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.



3.4. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



3.5. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.



4. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the device memory.

4.1. Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern.

Optimization: Each entry below points to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

/home/giuseppe/Documents/myCUDA/ostacoli-2D/poligoni/improved/cuda_impr/const_memory/register/inside/inside.cu

	<u> </u>
Line 153	Global Load L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 153	Global Load L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 153	Global Load L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 153	Global Load L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 178	Global Store L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 178	Global Store L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 178	Global Store L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 178	Global Store L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 178	Global Store L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]
Line 178	Global Store L2 Transactions/Access = 8, Ideal Transactions/Access = 4 [32768 L2 transactions for 4096 total executions]

/usr/local/cuda-7.5/bin/..//include/curand_normal.h

Line 310	Global Load L2 Transactions/Access = 32, Ideal Transactions/Access = 8 [131072 L2 transactions for 4096 total executions]
Line 310	Global Load L2 Transactions/Access = 32, Ideal Transactions/Access = 4 [131072 L2 transactions for 4096 total executions]
Line 312	Global Load L2 Transactions/Access = 32, Ideal Transactions/Access = 8 [131072 L2 transactions for 4096 total executions]
Line 312	Global Load L2 Transactions/Access = 32, Ideal Transactions/Access = 8 [131072 L2 transactions for 4096 total executions]
Line 313	Global Store L2 Transactions/Access = 32, Ideal Transactions/Access = 8 [131072 L2 transactions for 4096 total executions]
Line 313	Global Store L2 Transactions/Access = 32, Ideal Transactions/Access = 8 [131072 L2 transactions for 4096 total executions]

/usr/local/cuda-7.5/bin/..//include/curand_normal.h

Line 313	Global Store L2 Transactions/Access = 32, Ideal Transactions/Access = 8 [131072 L2 transactions for 4096 total executions]
Line 315	Global Store L2 Transactions/Access = 32, Ideal Transactions/Access = 4 [131072 L2 transactions for 4096 total executions]
Line 316	Global Store L2 Transactions/Access = 32, Ideal Transactions/Access = 4 [131072 L2 transactions for 4096 total executions]
Line 319	Global Store L2 Transactions/Access = 32, Ideal Transactions/Access = 4 [131072 L2 transactions for 4096 total executions]

4.2. Memory Bandwidth And Utilization

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory.

