CPU Instruction Set Details

A

This appendix provides a detailed description of the operation of each R4000 instruction in both 32- and 64-bit modes. The instructions are listed in alphabetical order.

Exceptions that may occur due to the execution of each instruction are listed after the description of each instruction. Descriptions of the immediate cause and manner of handling exceptions are omitted from the instruction descriptions in this appendix.

Figures at the end of this appendix list the bit encoding for the constant fields of each instruction, and the bit encoding for each individual instruction is included with that instruction.

A.1 Instruction Classes

CPU instructions are divided into the following classes:

- **Load** and **Store** instructions move data between memory and general registers. They are all I-type instructions, since the only addressing mode supported is *base register* + 16-bit immediate offset.
- **Computational** instructions perform arithmetic, logical and shift operations on values in registers. They occur in both R-type (both operands are registers) and I-type (one operand is a 16-bit immediate) formats.
- **Jump** and **Branch** instructions change the control flow of a program. Jumps are always made to absolute 26-bit word addresses (J-type format), or register addresses (R-type), for returns and dispatches. Branches have 16-bit offsets relative to the program counter (I-type). **Jump and Link** instructions save their return address in register 31.
- Coprocessor instructions perform operations in the coprocessors. Coprocessor loads and stores are I-type.
 Coprocessor computational instructions have coprocessordependent formats (see the FPU instructions in Appendix B).
 Coprocessor zero (CP0) instructions manipulate the memory management and exception handling facilities of the processor.
- Special instructions perform a variety of tasks, including movement of data between special and general registers, trap, and breakpoint. They are always R-type.

A.2 Instruction Formats

Every CPU instruction consists of a single word (32 bits) aligned on a word boundary and the major instruction formats are shown in Figure A-1.




Figure A-1 CPU Instruction Formats

A.3 Instruction Notation Conventions

In this appendix, all variable subfields in an instruction format (such as *rs*, *rt*, *immediate*, etc.) are shown in lowercase names.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

Figures with the actual bit encoding for all the mnemonics are located at the end of this Appendix, and the bit encoding also accompanies each instruction.

In the instruction descriptions that follow, the *Operation* section describes the operation performed by each instruction using a high-level language notation. The R4000 can operate as either a 32- or 64-bit microprocessor and the operation for both modes is included with the instruction description.

Special symbols used in the notation are described in Table A-1.

Table A-1 CPU Instruction Operation Notations

Symbol	Meaning
←	Assignment.
II	Bit string concatenation.
xy	Replication of bit value <i>x</i> into a <i>y</i> -bit string. Note: <i>x</i> is always a single-bit value.
x _{y:z}	Selection of bits y through z of bit string x . Little-endian bit notation is always used. If y is less than z , this expression is an empty (zero length) bit string.
+	2's complement or floating-point addition.
-	2's complement or floating-point subtraction.
*	2's complement or floating-point multiplication.
div	2's complement integer division.
mod	2's complement modulo.
/	Floating-point division.
<	2's complement less than comparison.
and	Bit-wise logical AND.
or	Bit-wise logical OR.
xor	Bit-wise logical XOR.
nor	Bit-wise logical NOR.
GPR[x]	General-Register x. The content of GPR[0] is always zero. Attempts to alter the content of GPR[0] have no effect.
CPR[z,x]	Coprocessor unit z, general register x.
CCR[z,x]	Coprocessor unit z, control register x.
COC[z]	Coprocessor unit z condition signal.
BigEndianMem	Big-endian mode as configured at reset (0 \rightarrow Little, 1 \rightarrow Big). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory), and the endianness of Kernel and Supervisor mode execution.
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is effected by setting the RE bit of the $Status$ register. Thus, ReverseEndian may be computed as (SR_{25} and User mode).
BigEndianCPU	The endianness for load and store instructions (0 \rightarrow Little, 1 \rightarrow Big). In User mode, this endianness may be reversed by setting SR ₂₅ . Thus, BigEndianCPU may be computed as BigEndianMem XOR ReverseEndian.
LLbit	Bit of state to specify synchronization instructions. Set by <i>LL</i> , cleared by <i>ERET</i> and <i>Invalidate</i> and read by <i>SC</i> .
T+i:	Indicates the time steps between operations. Each of the statements within a time step are defined to be executed in sequential order (as modified by conditional and loop constructs). Operations which are marked $T+i$: are executed at instruction cycle i relative to the start of execution of the instruction. Thus, an instruction which starts at time j executes operations marked $T+i$: at time $i+j$. The interpretation of the order of execution between two instructions or two operations which execute at the same time should be pessimistic; the order is not defined.

Instruction Notation Examples

The following examples illustrate the application of some of the instruction notation conventions:

Example #1:

GPR[rt] ← immediate II 0¹⁶

Sixteen zero bits are concatenated with an immediate value (typically 16 bits), and the 32-bit string (with the lower 16 bits set to zero) is assigned to General-Purpose Register *rt*.

Example #2:

 $(immediate_{15})^{16}$ II $immediate_{15...0}$

Bit 15 (the sign bit) of an immediate value is extended for 16 bit positions, and the result is concatenated with bits 15 through 0 of the immediate value to form a 32-bit sign extended value.

A.4 Load and Store Instructions

In the R4000 implementation, the instruction immediately following a load may use the loaded contents of the register. In such cases, the hardware *interlocks*, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

Two special instructions are provided in the R4000 implementation of the MIPS ISA, Load Linked and Store Conditional. These instructions are used in carefully coded sequences to provide one of several synchronization primitives, including test-and-set, bit-level locks, semaphores, and sequencers/event counts.

In the load and store descriptions, the functions listed in Table A-2 are used to summarize the handling of virtual addresses and physical memory.

Table A-2 Load and Store Common Functions

Function	Meaning
AddressTranslation	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the required translation is not present in the TLB.
LoadMemory	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache.
StoreMemory	Uses the cache, write buffer, and main memory to store the word or part of word specified as data in the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word should be stored.

As shown in Table A-3, the *Access Type* field indicates the size of the data item to be loaded or stored. Regardless of access type or byte-numbering order (endianness), the address specifies the byte which has the smallest byte address in the addressed field. For a big-endian machine, this is the leftmost byte and contains the sign for a 2's complement number; for a little-endian machine, this is the rightmost byte.

Table A-3 Access Type Specifications for Loads/Stores

Access Type Mnemonic	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

The bytes within the addressed doubleword which are used can be determined directly from the access type and the three low-order bits of the address.

A.5 Jump and Branch Instructions

All jump and branch instructions have an architectural delay of exactly one instruction. That is, the instruction immediately following a jump or branch (that is, occupying the delay slot) is always executed while the target instruction is being fetched from storage. A delay slot may not itself be occupied by a jump or branch instruction; however, this error is not detected and the results of such an operation are undefined.

If an exception or interrupt prevents the completion of a legal instruction during a delay slot, the hardware sets the *EPC* register to point at the jump or branch instruction that precedes it. When the code is restarted, both the jump or branch instructions and the instruction in the delay slot are reexecuted.

Because jump and branch instructions may be restarted after exceptions or interrupts, they must be restartable. Therefore, when a jump or branch instruction stores a return link value, register *31* (the register in which the link is stored) may not be used as a source register.

Since instructions must be word-aligned, a **Jump Register** or **Jump and Link Register** instruction must use a register whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

A.6 Coprocessor Instructions

Coprocessors are alternate execution units, which have register files separate from the CPU. The MIPS architecture provides four coprocessor units, or classes, and these coprocessors have two register spaces, each space containing thirty-two 32-bit registers.

- The first space, coprocessor general registers, may be directly loaded from memory and stored into memory, and their contents may be transferred between the coprocessor and processor.
- The second space, coprocessor control registers, may only have their contents transferred directly between the coprocessor and the processor. Coprocessor instructions may alter registers in either space.

A.7 System Control Coprocessor (CP0) Instructions

There are some special limitations imposed on operations involving CP0 that is incorporated within the CPU. Although load and store instructions to transfer data to/from coprocessors and to move control to/from coprocessor instructions are generally permitted by the MIPS architecture, CP0 is given a somewhat protected status since it has responsibility for exception handling and memory management. Therefore, the move to/from coprocessor instructions are the only valid mechanism for writing to and reading from the CP0 registers.

Several CP0 instructions are defined to directly read, write, and probe TLB entries and to modify the operating modes in preparation for returning to User mode or interrupt-enabled states.

ADD Add ADD

31 26	25 21	20 16	15 11	1 10 6	5 0
SPECIAL	rs	rt	rd	0	ADD
000000			10	00000	100000
6	5	5	5	5	6

Format:

ADD rd, rs, rt

Description:

The contents of general register rs and the contents of general register rt are added to form the result. The result is placed into general register rd. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

An overflow exception occurs if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

Operation:

32 T:
$$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$$
64 T: $temp \leftarrow GPR[rs] + GPR[rt]$

$$GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp_{31...0}$$

Exceptions:

Integer overflow exception

ADDI

Add Immediate

ADDI

31 26	25 21	20 16	15 ()
ADDI 0 0 1 0 0 0	rs	rt	immediate	
6	5	5	16	_

Format:

ADDI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. In 64-bit mode, the operand must be valid sign-extended, 32-bit values.

An overflow exception occurs if carries out of bits 30 and 31 differ (2's complement overflow). The destination register rt is not modified when an integer overflow exception occurs.

Operation:

32 T: GPR [rt]
$$\leftarrow$$
 GPR[rs] +(immediate₁₅)¹⁶ | | immediate_{15...0}

64 T: temp \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ | | immediate_{15...0}

GPR[rt] \leftarrow (temp₃₁)³² || temp_{31...0}

Exceptions:

Integer overflow exception

ADDIU

Add Immediate Unsigned

ADDIU

31 26	25 21	20 16	15	0
ADDIU 0 0 1 0 0 1	rs	rt	immediate	
6	5	5	16	_

Format:

ADDIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operand must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADDI instruction is that ADDIU never causes an overflow exception.

Operation:

32 T: GPR [rt]
$$\leftarrow$$
 GPR[rs] + (immediate₁₅)¹⁶ II immediate_{15...0}

64 T:
$$temp \leftarrow GPR[rs] + (immediate_{15})^{48} \mid \mid immediate_{15...0}$$

 $GPR[rt] \leftarrow (temp_{31})^{32} \mid l \mid temp_{31...0}$

Exceptions:

ADDU

Add Unsigned

ADDU

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	ADDU 1 0 0 0 0 1
6	5	5	5	5	6

Format:

ADDU rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. No overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADD instruction is that ADDU never causes an overflow exception.


Operation:

32 T:
$$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$$

64 T: temp
$$\leftarrow$$
 GPR[rs] + GPR[rt]
GPR[rd] \leftarrow (temp₃₁)³² II temp_{31...0}

Exceptions:

AND And AND



Format:

AND rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical AND operation. The result is placed into general register *rd*.

Operation:

32 T: GPR[rd] ← GPR[rs] and GPR[rt]

64 T: $GPR[rd] \leftarrow GPR[rs]$ and GPR[rt]

Exceptions:

ANDI

And Immediate

ANDI

31 26	25 21	20 16	15 0
ANDI 0 0 1 1 0 0	rs	rt	immediate
6	5	5	16

Format:

ANDI rt, rs, immediate

Description:

The 16-bit *immediate* is zero-extended and combined with the contents of general register rs in a bit-wise logical AND operation. The result is placed into general register rt.

Operation:

32 T: GPR[rt] $\leftarrow 0^{16}$ II (immediate and GPR[rs]_{15...0})

64 T: GPR[rt] $\leftarrow 0^{48}$ II (immediate and GPR[rs]_{15...0})

Exceptions:

BCzF Branch On Coprocessor z False BCzF

31 26	25 21	20 16	15 C)
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCF 00000	offset	
6	5	5	16	

Format:

BCzF offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If coprocessor z's condition signal (CpCond), as sampled during the previous instruction, is false, then the program branches to the target address with a delay of one instruction.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

Operation:

*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

BCzF


Branch On Coprocessor z False (continued)

BCzF

Exceptions:

Coprocessor unusable exception

Opcode Bit Encoding:



BCzFL

Branch On Coprocessor z False Likely

BCzFL

31 26	25 21	20 16	15 0	
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCFL 0 0 0 1 0	offset	
6	5	5	16	

Format:

BCzFL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of coprocessor z's condition line, as sampled during the previous instruction, is false, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

BCzFL

Branch On Coprocessor z False Likely (continued)

BCzFL


Operation:

```
32
        T-1: condition \leftarrow not COC[z]
                target \leftarrow (offset<sub>15</sub>)<sup>14</sup> II offset II 0<sup>2</sup>
        T+1: if condition then
                                 PC ← PC + target
                 else
                                 NullifyCurrentInstruction
                 endif
        T-1: condition \leftarrow not COC[z]
64
                target \leftarrow (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup>
        T+1: if condition then
                                 PC ← PC + target
                else
                                 NullifyCurrentInstruction
                endif
```

Exceptions:

Coprocessor unusable exception

Opcode Bit Encoding:



BCzT Branch On Coprocessor z True BCzT

31 26	25 21	20 1	6 15	0
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCT 00001	offset	
6	5	5	16	

Format:

BCzT offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the coprocessor z's condition signal (CpCond) is true, then the program branches to the target address, with a delay of one instruction.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

Operation:

*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

BCzT


Branch On Coprocessor z True (continued)

BCzT

Exceptions:

Coprocessor unusable exception

Opcode Bit Encoding:



BCzTL

Branch On Coprocessor z True Likely

BCzTL

31 26	25 21	20 16	15 0)
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCTL 0 0 0 1 1	offset	
6	5	5	16	_

Format:

BCzTL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of coprocessor z's condition line, as sampled during the previous instruction, is true, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

Operation:

*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

BCzTL


Branch On Coprocessor z True Likely (continued)

BCzTL

Exceptions:

Coprocessor unusable exception

Opcode Bit Encoding:



BEQ

Branch On Equal

BEQ

31	26	25 21	20 16	15	0
0 0	BEQ 0 1 0 0	rs	rt	offset	
	6	5	5	16	

Format:

BEQ rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, then the program branches to the target address, with a delay of one instruction.

Operation:

Exceptions:

BEQL

Branch On Equal Likely

BEQL

3	1 26	25 21	20 16	15	0
	BEQL 0 1 0 1 0 0	rs	rt	offset	
	6	5	5	16	_

Format:

BEQL rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs and the contents of general register rt are compared. If the two registers are equal, the target address is branched to, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

32 T: target ← (offset₁₅)¹⁴ II offset II
$$0^2$$
condition ← (GPR[rs] = GPR[rt])

T+1: if condition then
$$PC \leftarrow PC + target$$
else
$$NullifyCurrentInstruction$$
endif

64 T: target ← (offset₁₅)⁴⁶ II offset II 0^2
condition ← (GPR[rs] = GPR[rt])

T+1: if condition then
$$PC \leftarrow PC + target$$
else
$$NullifyCurrentInstruction$$
endif

Exceptions:

BGEZ

Branch On Greater Than Or Equal To Zero

BGEZ

31	26	25	21 20 16	0
	GIMM 0 0 0 1	rs	BGEZ 0 0 0 0 1	offset
	6	5	5	16

Format:

BGEZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction.

Operation:

32 T:
$$target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2$$
 $condition \leftarrow (GPR[rs]_{31} = 0)$
T+1: if condition then
$$PC \leftarrow PC + target$$

$$endif$$
64 T: $target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2$

$$condition \leftarrow (GPR[rs]_{63} = 0)$$
T+1: if condition then
$$PC \leftarrow PC + target$$

$$endif$$

Exceptions:

BGEZAL

Branch On Greater Than Or Equal To Zero And Link

BGEZAL

31 26	25 21	20 16	15 0	
REGIMM 0 0 0 0 0 1	rs	BGEZAL 1 0 0 0 1	offset	
6	5	5	16	

Format:

BGEZAL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r*31. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however.

Operation:

```
32 T: target ← (offset<sub>15</sub>)<sup>14</sup> || offset || 0<sup>2</sup>
condition ← (GPR[rs]<sub>31</sub> = 0)
GPR[31] ← PC + 8

T+1: if condition then
PC ← PC + target
endif

64 T: target ← (offset<sub>15</sub>)<sup>46</sup> || offset || 0<sup>2</sup>
condition ← (GPR[rs]<sub>63</sub> = 0)
GPR[31] ← PC + 8

T+1: if condition then
PC ← PC + target
endif
```

Exceptions:

BGEZALL Branch On Greater Than Or Equal To Zero And Link Likely

31 26	25 21	20 16	15 0	1
REGIMM 0 0 0 0 0 1	rs	BGEZALL 10011	offset	
6	5	5	16	

Format:

BGEZALL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction. General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

```
target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2
32
        T:
                condition \leftarrow (GPR[rs]<sub>31</sub> = 0)
                GPR[31] ← PC + 8
        T+1: if condition then
                      PC ← PC + target
                else NullifyCurrentInstruction
               target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2
64
        T:
                condition \leftarrow (GPR[rs]<sub>63</sub> = 0)
                GPR[31] ← PC + 8
        T+1: if condition then
                      PC ← PC + target
                else NullifyCurrentInstruction
                endif
```

Exceptions:

BGEZL

Branch On Greater Than Or Equal To Zero Likely

BGEZL

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	BGEZL 0 0 0 1 1	offset
6	5	5	16

Format:

BGEZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

```
target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2
32
         T:
                 condition \leftarrow (GPR[rs]<sub>31</sub> = 0)
         T+1: if condition then
                         PC ← PC + target
                 else
                         NullifyCurrentInstruction
                 endif
                target \leftarrow (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup>
64
         T:
                 condition \leftarrow (GPR[rs]<sub>63</sub> = 0)
         T+1: if condition then
                         PC ← PC + target
                         NullifyCurrentInstruction
                 endif
```

Exceptions:

BGTZ Branch On Greater Than Zero BGTZ

31 26	25 21	20 16	15 0
BGTZ 0 0 0 1 1 1	rs	00000	offset
6	5	5	16

Format:

BGTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit cleared and are not equal to zero, then the program branches to the target address, with a delay of one instruction.

Operation:

Exceptions:

BGTZL

Branch On Greater Than Zero Likely

BGTZL

31 26	25 21	20 16	15 0
BGTZL 0 1 0 1 1 1	rs	0 0 0 0 0	offset
6	5	5	16

Format:

BGTZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit cleared and are not equal to zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

```
target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2
32
         T:
                 condition \leftarrow (GPR[rs]<sub>31</sub> = 0) and (GPR[rs] \neq 0<sup>32</sup>)
         T+1: if condition then
                          PC ← PC + target
                 else
                          NullifyCurrentInstruction
                 endif
                 target \leftarrow (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup>
64
         T:
                  condition \leftarrow (GPR[rs]<sub>63</sub> = 0) and (GPR[rs] \neq 0<sup>64</sup>)
         T+1: if condition then
                          PC ← PC + target
                  else
                          NullifyCurrentInstruction
                  endif
```

Exceptions:

BLEZ

Branch on Less Than Or Equal To Zero

BLEZ

31 26	25 21	20 16	15 0
BLEZ 0 0 0 1 1 0	rs	00000	offset
6	5	5	16

Format:

BLEZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit set, or are equal to zero, then the program branches to the target address, with a delay of one instruction.

Operation:

```
32 T: target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2
condition \leftarrow (GPR[rs]_{31} = 1) \text{ or } (GPR[rs] = 0^{32})
T+1: if condition then
PC \leftarrow PC + target
endif
64 T: target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2
condition \leftarrow (GPR[rs]_{63} = 1) \text{ or } (GPR[rs] = 0^{64})
T+1: if condition then
PC \leftarrow PC + target
endif
```

Exceptions:

BLEZL

Branch on Less Than Or Equal To Zero Likely

BLEZL

31 26	25 21	20 16	15	0
BLEZL 0 1 0 1 1 0	rs	0 0 0 0 0	offset	
6	5	5	16	

Format:

BLEZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* is compared to zero. If the contents of general register *rs* have the sign bit set, or are equal to zero, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

```
32 T: target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2 condition \leftarrow (GPR[rs]_{31} = 1) \text{ or } (GPR[rs] = 0^{32})

T+1: if condition then
PC \leftarrow PC + target
else
NullifyCurrentInstruction
endif
64 T: target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2
condition \leftarrow (GPR[rs]_{63} = 1) \text{ or } (GPR[rs] = 0^{64})
T+1: if condition then
PC \leftarrow PC + target
else
NullifyCurrentInstruction
endif
```

Exceptions:

BLTZ

Branch On Less Than Zero

BLTZ

31	26	25 21	20 16	15 0
	REGIMM 0 0 0 0 0 1	rs	BLTZ 0 0 0 0 0	offset
	6	5	5	16

Format:

BLTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

Operation:

32 T:
$$target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2$$
 $condition \leftarrow (GPR[rs]_{31} = 1)$
T+1: if condition then
$$PC \leftarrow PC + target$$

$$endif$$
64 T: $target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2$

$$condition \leftarrow (GPR[rs]_{63} = 1)$$
T+1: if condition then
$$PC \leftarrow PC + target$$

$$endif$$

Exceptions:

BLTZAL

Branch On Less Than Zero And Link

BLTZAL

31 26	25 21	20 16	0
REGIMM 0 0 0 0 0 1	rs	BLTZAL 1 0 0 0 0	offset
6	5	5	16

Format:

BLTZAL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r*31. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction with register *31* specified as *rs* is not trapped, however.

Operation:

```
target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2
32
         T:
                 condition \leftarrow (GPR[rs]<sub>31</sub> = 1)
                 GPR[31] \leftarrow PC + 8
         T+1: if condition then
                          PC ← PC + target
                 endif
                 target \leftarrow (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup>
64
         T:
                 condition \leftarrow (GPR[rs]<sub>63</sub> = 1)
                 GPR[31] ← PC + 8
         T+1: if condition then
                          PC ← PC + target
                 endif
```

Exceptions:

BLTZALL Than Zero And Link Likely BLTZALL

31 26	25 21	20 16	15 0	
REGIMM 0 0 0 0 0 1	rs	BLTZALL 10010	offset	
6	5	5	16	

Format:

BLTZALL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r*31. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction with register *31* specified as *rs* is not trapped, however. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

```
target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2
32
        T:
                condition \leftarrow (GPR[rs]<sub>31</sub> = 1)
                GPR[31] ← PC + 8
        T+1: if condition then
                      PC ← PC + target
                else NullifyCurrentInstruction
                endif
               target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2
64
                condition \leftarrow (GPR[rs]<sub>63</sub> = 1)
                GPR[31] ← PC + 8
        T+1: if condition then
                      PC ← PC + target
                      NullifyCurrentInstruction
```

Exceptions:

BLTZL

Branch On Less Than Zero Likely

BLTZL

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	BLTZL 0 0 0 1 0	offset
6	5	5	16

Format:

BLTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

```
target \leftarrow (offset<sub>15</sub>)<sup>14</sup> II offset II 0<sup>2</sup>
32
                 condition \leftarrow (GPR[rs]<sub>31</sub> = 1)
         T+1: if condition then
                          PC ← PC + target
                 else
                          NullifyCurrentInstruction
                 endif
                 target \leftarrow (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup>
64
                 condition \leftarrow (GPR[rs]<sub>63</sub> = 1)
         T+1: if condition then
                          PC ← PC + target
                 else
                          NullifyCurrentInstruction
                 endif
```

Exceptions:

BNE

Branch On Not Equal

BNE

31 26	25 21	20 16	15 0
BNE 0 0 0 1 0 1	rs	rt	offset
6	5	5	16

Format:

BNE rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

Operation:

Exceptions:

BNEL

Branch On Not Equal Likely

BNEL

31 26	25 21	20 16	15 0
BNEL 0 1 0 1 0 1	rs	rt	offset
6	5	5	16

Format:

BNEL rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

```
target ← (offset<sub>15</sub>)<sup>14</sup> II offset II 0<sup>2</sup>
32
        T:
                condition \leftarrow (GPR[rs] \neq GPR[rt])
        T+1: if condition then
                        PC ← PC + target
                else
                        NullifyCurrentInstruction
                endif
                target \leftarrow (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup>
64
        T:
                condition \leftarrow (GPR[rs] \neq GPR[rt])
        T+1: if condition then
                        PC ← PC + target
                else
                        NullifyCurrentInstruction
                endif
```

Exceptions:

BREAK

Breakpoint

BREAK

3	1 26	25 6	5 0
	SPECIAL 0 0 0 0 0 0	code	BREAK 0 0 1 1 0 1
	6	20	6

Format:

BREAK

Description:

A breakpoint trap occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: BreakpointException

Exceptions:

Breakpoint exception

Cache

CACHE

31 26	25 21	20 16	15 0
CACHE 1 0 1 1 1 1	base	ор	offset
6	5	5	16

Format:

CACHE op, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The virtual address is translated to a physical address using the TLB, and the 5-bit sub-opcode specifies a cache operation for that address.

If CP0 is not usable (User or Supervisor mode) the CP0 enable bit in the *Status* register is clear, and a coprocessor unusable exception is taken. The operation of this instruction on any operation/cache combination not listed below, or on a secondary cache when none is present, is undefined. The operation of this instruction on uncached addresses is also undefined.

The Index operation uses part of the virtual address to specify a cache block.

For a primary cache of $2^{\text{CACHEBITS}}$ bytes with 2^{LINEBITS} bytes per tag, $v A d d r_{\text{CACHEBITS}} \dots LINEBITS$ specifies the block.

For a secondary cache of $2^{\text{CACHEBITS}}$ bytes with 2^{LINEBITS} bytes per tag, pAddr_{CACHEBITS} ... LINEBITS specifies the block.

Index Load Tag also uses vAddr_{LINEBITS... 3} to select the doubleword for reading ECC or parity. When the *CE* bit of the *Status* register is set, Hit WriteBack, Hit WriteBack Invalidate, Index WriteBack Invalidate, and Fill also use vAddr_{LINEBITS}... $_3$ to select the doubleword that has its ECC or parity modified. This operation is performed unconditionally.

The Hit operation accesses the specified cache as normal data references, and performs the specified operation if the cache block contains valid data with the specified physical address (a hit). If the cache block is invalid or contains a different address (a miss), no operation is performed.

Cache (continued)

CACHE

Write back from a primary cache goes to the secondary cache (if there is one), otherwise to memory. Write back from a secondary cache always goes to memory. A secondary write back always writes the most recent data; the data comes from the primary data cache, if present, and modified (the *W* bit is set). Otherwise the data comes from the specified secondary cache. The address to be written is specified by the cache tag and not the translated physical address.

TLB Refill and TLB Invalid exceptions can occur on any operation. For Index operations (where the physical address is used to index the cache but need not match the cache tag) unmapped addresses may be used to avoid TLB exceptions. This operation never causes TLB Modified or Virtual Coherency exceptions.

Bits 17...16 of the instruction specify the cache as follows:

Code	Name	Cache
0	I	primary instruction
1	D	primary data
2	SI	secondary instruction
3 SD secondary data (or combi		secondary data (or combined instruction/data)

Cache (continued)

CACHE

Bits 20...18 (this value is listed under the $\bf Code$ column) of the instruction specify the operation as follows:

Code	Caches	Name	Operation
0	I, SI	Index Invalidate	Set the cache state of the cache block to Invalid.
0	D	Index Writeback Invalidate	Examine the cache state and Writeback bit (<i>W</i> bit) of the primary data cache block at the index specified by the virtual address. If the state is not Invalid and the <i>W</i> bit is set, write the block back to the secondary cache (if present) or to memory (if no secondary cache). The address to write is taken from the primary cache tag. When a secondary cache is present, and the <i>CE</i> bit of the <i>Status</i> register is set, the contents of the <i>ECC</i> register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword. Set the cache state of primary cache block to Invalid. The <i>W</i> bit is unchanged (and irrelevant because the state is Invalid).
0	SD	Index Writeback Invalidate	Examine the cache state of the secondary data cache block at the index specified by the physical address. If the block is dirty (the state is Dirty Exclusive or Dirty Shared), write the data back to memory. Like all secondary writebacks, the operation writes any modified data for the addresses from the primary data cache. The address to write is taken from the secondary cache tag. The <i>Pldx</i> field of the secondary tag is used to determine the locations in the primaries to check for matching primary blocks. In all cases, set the state of the secondary cache block and all matching primary subblocks to Invalid. No Invalidate is sent on the R4000's system interface.
1	All	Index Load Tag	Read the tag for the cache block at the specified index and place it iinto the <i>TagLo</i> and <i>TagHi</i> CP0 registers, ignoring any ECC or parity errors. Also load the data ECC or parity bits into the ECC register.
2	All	Index Store Tag	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> CP0 registers. The processor uses computed parity for the primary caches and the <i>TagLo</i> register in the case of the secondary cache.

Cache (continued)

CACHE

Code	Caches	Name	Operation
3	SD	Create Dirty Exclusive	This operation is used to avoid loading data needlessly from memory when writing new contents into an entire cache block. If the cache block is valid but does not contain the specified address (a valid miss) the secondary block is vacated. The data is written back to memory if dirty and all matching blocks in both primary caches are invalidated. As usual during a secondary writeback, if the primary data cache contains modified data (matching blocks with W bit set) that modified data is written to memory. If the cache block is valid and contains the specified physical address (a hit), the operation cleans up the primary caches to avoid virtual aliases: all blocks in both primary caches that match the secondary line are invalidated without writeback. Note that the search for matching primary blocks uses the virtual index of the Pldx field of the secondary cache tag (the virtual index when the location was last used) and not the virtual index of the virtual address used in the operation (the virtual index where the location will now be used). If the secondary tag and address do not match (miss), or the tag and address do match (hit) and the block is in a shared state, an invalidate for the specified address is sent over the System interface. In all cases, the cache block tag must be set to the specified physical address, the cache state must be set to Dirty Exclusive, and the virtual index field set from the virtual address. The CH bit in the Status register is set or cleared to indicate a hit or miss
3	D	Create Dirty Exclusive	This operation is used to avoid loading data needlessly from secondary cache or memory when writing new contents into an entire cache block. If the cache block does not contain the specified address, and the block is dirty, write it back to the secondary cache (if present) or otherwise to memory. In all cases, set the cache block tag to the specified physical address, set the cache state to Dirty Exclusive.
4	I,D	Hit Invalidate	If the cache block contains the specified address, mark the cache block invalid.
4	SI, SD	Hit Invalidate	If the cache block contains the specified address, mark the cache block invalid and also invalidate all matching blocks, if present, in the primary caches (the <i>Pldx</i> field of the secondary tag is used to determine the locations in the primaries to search). The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or miss.
5	D	Hit Writeback Invalidate	If the cache block contains the specified address, write the data back if it is dirty, and mark the cache block invalid. When a secondary cache is present, and the <i>CE</i> bit of the <i>Status</i> register is set, the contents of the <i>ECC</i> register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword.

Cache (continued)

CACHE


Code	Caches	Name	Operation
5	SD	Hit Writeback Invalidate	If the cache block contains the specified address, write back the data (if dirty), and mark the secondary cache block and all matching blocks in both primary caches invalid. As usual with secondary writebacks, modified data in the primary data cache (matching block with the <i>W</i> bit set) is used during the writeback. The <i>Pldx</i> field of the secondary tag is used to determine the locations in the primaries to check for matching primary blocks. The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or miss.
5	I	Fill	Fill the primary instruction cache block from secondary cache or memory. If the CE bit of the Status register is set, the content of the ECC register is used instead of the computed parity bits for addressed doubleword when written to the instruction cache. For the R4000PC, the cache is filled from memory. For the R4000SC and R4000MC, the cache is filled from the secondary cache whether or not the secondary cache block is valid or contains the specified address.
6	D	Hit Writeback	If the cache block contains the specified address, and the W bit is set, write back the data. The W bit is not cleared; a subsequent miss to the block will write it back again. This second writeback is redundant, but not incorrect. When a secondary cache is present, and the CE bit of the $Status$ register is set, the content of the ECC register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword. Note: The W bit is not cleared during this operation due to an artifact of the implementation; the W bit is implemented as part of the data side of the cache array so that it can be written during a data write.
6	SD	Hit Writeback	If the cache block contains the specified address, and the cache state is Dirty Exclusive or Dirty Shared, data is written back to memory. The cache state is unchanged; a subsequent miss to the block causes it to be written back again. This second writeback is redundant, but not incorrect. The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or miss. The writeback looks in the primary data cache for modified data, but does not invalidate or clear the Writeback bit in the primary data cache. Note: The state of the secondary block is not changed to clean during this operation because the <i>W</i> bit of matching sub-blocks cannot be cleared to put the primary block in a clean state.
6	I	Hit Writeback	If the cache block contains the specified address, data is written back unconditionally. When a secondary cache is present, and the <i>CE</i> bit of the <i>Status</i> register is set, the contents of the <i>ECC</i> register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword.

Cache (continued)

CACHE

Code	Caches	Name	Operation
7	SI,SD	Hit Set Virtual	This operation is used to change the virtual index of secondary cache contents, avoiding unnecessary memory operations. If the cache block contains the specified address, invalidate matching blocks in the primary caches at the index formed by concatenating <i>Pldx</i> in the secondary cache tag (not the virtual address of the operation) and vAddr ₁₁₄ , and then set the virtual index field of the secondary cache tag from the specified virtual address. Modified data in the primary data cache is not preserved by the operation and should be explicitly written back before this operation. The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or miss.

Operation:



Exceptions:

Coprocessor unusable exception

CFCz

Move Control From Coprocessor

CFCz

31	26	25	21	20	16	15	11	10		0
COPz 0 1 0 0 x	<u>'</u> (X*	CF 0 0 0	1 0	rt		ı	rd		0	
6		5		5		5	5		11	

Format:

CFCz rt, rd

Description:

The contents of coprocessor control register rd of coprocessor unit z are loaded into general register rt.


This instruction is not valid for CP0.

Operation:

Exceptions:

Coprocessor unusable exception


*Opcode Bit Encoding:



COPz

Coprocessor Operation

COPz



Format:

COPz cofun

Description:

A coprocessor operation is performed. The operation may specify and reference internal coprocessor registers, and may change the state of the coprocessor condition line, but does not modify state within the processor or the cache/memory system. Details of coprocessor operations are contained in Appendix B.

Operation:


32, 64 T: CoprocessorOperation (z, cofun)

Exceptions:

Coprocessor unusable exception

Coprocessor interrupt or Floating-Point Exception (R4000 CP1 only)

*Opcode Bit Encoding:



CTCz

Move Control to Coprocessor

CTCz

3	31 26	25 21	20 16	15 11	1 10	0
	COPz 0 1 0 0 x x *	CT 0 0 1 1 0	rt	rd	000000000000	
	6	5	5	5	11	_

Format:

CTCz rt, rd

Description:

The contents of general register rt are loaded into control register rd of coprocessor unit z.

This instruction is not valid for CP0.

Operation:

32,64 T: data \leftarrow GPR[rt] T + 1: CCR[z,rd] \leftarrow data

Exceptions:

Coprocessor unusable

*See "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

DADD

Doubleword Add

DADD

31 26	25 21	20 16	15 1 ⁻	1 10 6	5 0
SPECIAL	rs	rt	rd	0	DADD
000000	13	10	Iu	00000	101100
6	5	5	5	5	6

Format:

DADD rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*.

An overflow exception occurs if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T: $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$

Exceptions:

Integer overflow exception

DADDI

Doubleword Add Immediate

DADDI

31 26	25 21	20 16	15 0
DADDI 0 1 1 0 0 0	rs	rt	immediate
6	5	5	16

Format:

DADDI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*.

An overflow exception occurs if carries out of bits 62 and 63 differ (2's complement overflow). The destination register rt is not modified when an integer overflow exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T: GPR [rt]
$$\leftarrow$$
 GPR[rs] + (immediate₁₅)⁴⁸ | | immediate_{15...0}

Exceptions:

Integer overflow exception Reserved instruction exception (R4000 in 32-bit mode)

DADDIU

Doubleword Add Immediate Unsigned

DADDIU

31 26	25	21 20 10	3 15 0
DADDIU 0 1 1 0 0 1	rs	rt	immediate
6	5	5	16

Format:

DADDIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances.

The only difference between this instruction and the DADDI instruction is that DADDIU never causes an overflow exception.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T: GPR [rt]
$$\leftarrow$$
 GPR[rs] + (immediate₁₅)⁴⁸ II immediate_{15...0}

Exceptions:

DADDU Doubleword Add Unsigned DADDU

31	26	25	21	20	1	6 1	5	11	10	6	5		0
	ECIAL 0000	rs			rt		rd		0 0	0 0 0 0)ADDU) 1 1 0 1	
	6	5			5	•	5			5		6	

Format:

DADDU rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*.

No overflow exception occurs under any circumstances.

The only difference between this instruction and the DADD instruction is that DADDU never causes an overflow exception.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$$

Exceptions:

DDIV

Doubleword Divide



31 26	25 2	20 16	3 15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	00 0000 0000	DDIV 0 1 1 1 1 0
6	5	5	10	6

Format:

DDIV rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of HI or LO from writes by two or more instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64	T–2: T–1: T:	LO HI LO HI LO	 ← undefined ← undefined ← undefined ← undefined ← GPR[rs] div GPR[rt] ← GPR[rs] mod GPR[rt]
----	--------------------	----------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------

Exceptions:

DDIVU

Doubleword Divide Unsigned

DDIVU

31	26	25 21	20 16	5 15 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	0000000000	DDIVU 0 1 1 1 1 1
	6	5	5	10	6

Format:

DDIVU rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

HI \leftarrow undefined T: LO \leftarrow (0 GPR[rs]) div (0 GPR[rt]) HI \leftarrow (0 GPR[rs]) mod (0 GPR[rt])	64	T-2: T-1: T:	LO	← (0 GPR[rs]) div (0 GPR[rt])
------------------------------------------------------------------------------------------------------------------------------------	----	--------------------	----	-------------------------------------

Exceptions:

DIV Divide DIV

;	31 26	25 2	21 20	16	15	6	5 (0
	SPECIAL 0 0 0 0 0 0	rs	rt		0 00 0000 0000		DIV 0 1 1 0 1 0	
	6	5	5		10		6	_

Format:

DIV rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

DIV

Divide (continued)

DIV

Operation:

32	T–2:	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	LO	← GPR[rs] div GPR[rt]
		HI	← GPR[rs] mod GPR[rt]
64	T-2:	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	q	← GPR[rs] ₃₁₀ div GPR[rt] ₃₁₀
		r	← GPR[rs] ₃₁₀ mod GPR[rt] ₃₁₀
		LO	$\leftarrow (q_{31})^{32} \parallel q_{310}$
		HI	$\leftarrow (r_{31})^{32} \parallel r_{310}$
1			

Exceptions:

DIVU

Divide Unsigned

DIVU

31 26	25 2	1 20 16	5 15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	0000000000	DIVU 0 1 1 0 1 1
6	5	5	10	6

Format:

DIVU rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

DIVU

Divide Unsigned (continued)

DIVU

Operation:

32	T–2:	LO HI	← undefined ← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	LO	← (0 GPR[rs]) div (0 GPR[rt])
		HI	← (0 GPR[rs]) mod (0 GPR[rt])
64	T-2:	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	q	\leftarrow (0 GPR[rs] ₃₁₀) div (0 GPR[rt] ₃₁₀)
		r	\leftarrow (0 GPR[rs] ₃₁₀) mod (0 GPR[rt] ₃₁₀)
		LO	$\leftarrow (q_{31})^{32} \parallel q_{310}$
		HI	$\leftarrow (r_{31})^{32} \parallel r_{310}$
1			

Exceptions:

DMFC0 Doubleword Move From System Control Coprocessor DMFC0

3	1 26	25 21	20 16	15 11	10 0
	COP0 0 1 0 0 0 0	DMF 0 0 0 0 1	rt	rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	6	5	5	5	11

Format:

DMFC0 rt, rd

Description:

The contents of coprocessor register *rd* of the CP0 are loaded into general register *rt*.

This operation is defined for the R4000 operating in 64-bit mode and in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception. All 64-bits of the general register destination are written from the coprocessor register source. The operation of DMFC0 on a 32-bit coprocessor 0 register is undefined.

Operation:

64 T: data ←CPR[0,rd] T+1: GPR[rt] ← data

Exceptions:

Coprocessor unusable exception
Reserved instruction exception (R4000 in 32-bit user mode
R4000 in 32-bit supervisor mode)

DMTC0 System Control Coprocessor DMTC0

31 26	25 21	20 16	3 15 11	10 0
COP0 0 1 0 0 0 0	DMT 0 0 1 0 1	rt	rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
6	5	5	5	11

Format:

DMTC0 rt, rd

Description:

The contents of general register rt are loaded into coprocessor register rd of the CP0.

This operation is defined for the R4000 operating in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

All 64-bits of the coprocessor 0 register are written from the general register source. The operation of DMTC0 on a 32-bit coprocessor 0 register is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

Operation:

64 T: data ← GPR[rt]
T+1: CPR[0,rd] ← data

Exceptions:

Coprocessor unusable exception (R4000 in 32-bit user mode R4000 in 32-bit supervisor mode)

DMULT

Doubleword Multiply

DMULT

31 26	25 2	1 20 1	6 15	6	5	0
SPECIAL 000000	rs	rt	00 0000 0000		DMULT 0 1 1 1 0 0	
6	5	5	10	•	6	

Format:

DMULT rs, rt

Description:


The contents of general registers *rs* and *rt* are multiplied, treating both operands as 2's complement values. No integer overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:



Exceptions:

DMULTU

Doubleword Multiply Unsigned

DMULTU

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	00 0000 0000	DMULTU 0 1 1 1 0 1
6	5	5	10	6

Format:

DMULTU rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T-2: LO
$$\leftarrow$$
 undefined HI \leftarrow undefined T-1: LO \leftarrow undefined HI \leftarrow undefined T: t \leftarrow (0 II GPR[rs]) * (0 II GPR[rt]) LO \leftarrow t_{63...0} HI \leftarrow t_{127...64}

Exceptions:

DSLL

Doubleword Shift Left Logical

DSLL

31 2	26 25	21 2	20 16	15 1	1 10	6	5	0
SPECIAL 0 0 0 0 0 0		0 0	rt	rd	sa		DSLL 111000	
6	5	5	5	5	5		6	

Format:

DSLL rd, rt, sa

Description:

The contents of general register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits. The result is placed in register *rd*.

Operation:

64 T:
$$s \leftarrow 0 \parallel sa$$

$$GPR[rd] \leftarrow GPR[rt]_{(63-s)...0} \parallel 0^{s}$$

Exceptions:

DSLLV

Doubleword Shift Left Logical Variable

DSLLV

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	DSLLV 0 1 0 1 0 0
6	5	5	5	5	6

Format:

DSLLV rd, rt, rs

Description:

The contents of general register rt are shifted left by the number of bits specified by the low-order six bits contained in general register rs, inserting zeros into the low-order bits. The result is placed in register rd.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow GPR[rs]_{5...0}$$

$$GPR[rd] \leftarrow GPR[rt]_{(63-s)...0} \parallel 0^{s}$$

Exceptions:

DSLL32

Doubleword Shift Left Logical + 32

DSLL32

31	26	25 21	20 1	6 15	11	10	6	5	0
SPECIA 0 0 0 0 0		0 0 0 0 0	rt	rd		S	a		DSLL32 1 1 1 1 0 0
6		5	5	5		5	5		6

Format:

DSLL32 rd, rt, sa

Description:

The contents of general register rt are shifted left by 32+sa bits, inserting zeros into the low-order bits. The result is placed in register rd.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow 1 \parallel sa$$

$$GPR[rd] \leftarrow GPR[rt]_{(63-s)...0} \parallel 0^{s}$$

Exceptions:

DSRA

Doubleword Shift Right Arithmetic

DSRA

31	26	25	21	20	16	15	1	1 10		6	5	0
SPECIAI 0 0 0 0 0 0		0 0 0 0	0		rt		rd		sa		DSRA 111011	
6		5			5		5	•	5		6	

Format:

DSRA rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow 0 \parallel sa$$

$$GPR[rd] \leftarrow (GPR[rt]_{63})^{s} \parallel GPR[rt]_{63...s}$$

Exceptions:

DSRAV

Doubleword Shift Right Arithmetic Variable

DSRAV

31 26	25 21	20 16	15 11	10 6	5 0	
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	DSRAV 0 1 0 1 1 1	
6	5	5	5	5	6	

Format:

DSRAV rd, rt, rs

Description:

The contents of general register rt are shifted right by the number of bits specified by the low-order six bits of general register rs, sign-extending the high-order bits. The result is placed in register rd.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow GPR[rs]_{5...0}$$

$$GPR[rd] \leftarrow (GPR[rt]_{63})^{s} \parallel GPR[rt]_{63...s}$$

Exceptions:

DSRA32

Doubleword Shift Right Arithmetic + 32

DSRA32

31	26	25	21	20	16	15	11	10		6	5		0
SPEC 0 0 0 0		0 0	0 0 0		rt		rd		sa		1	DSRA32 1 1 1 1 1	
6			5		5		5		5			6	

Format:

DSRA32 rd, rt, sa

Description:

The contents of general register rt are shifted right by 32+sa bits, sign-extending the high-order bits. The result is placed in register rd.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow 1 \parallel sa$$

 $GPR[rd] \leftarrow (GPR[rt]_{63})^{s} \parallel GPR[rt]_{63...s}$

Exceptions:

DSRL

Doubleword Shift Right Logical

DSRL

31 2	26 25	21	20 1	6 15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0		0 0 0	rt	rd		s	a	DSI 1 1 1 0	RL 0 1 0
6	•	5	5	5		5		6	

Format:

DSRL rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow 0 \parallel sa$$

$$GPR[rd] \leftarrow 0^{s} \parallel GPR[rt]_{63...s}$$

Exceptions:

DSRLV

Doubleword Shift Right Logical Variable

DSRLV

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	DSRLV 0 1 0 1 1 0
6	5	5	5	5	6

Format:

DSRLV rd, rt, rs

Description:

The contents of general register rt are shifted right by the number of bits specified by the low-order six bits of general register rs, inserting zeros into the high-order bits. The result is placed in register rd.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow GPR[rs]_{5...0}$$
 $GPR[rd] \leftarrow 0^{s} \parallel GPR[rt]_{63...s}$

Exceptions:

DSRL32

Doubleword Shift Right Logical + 32

DSRL32

31	26	25	21	20	16	15	11	10		6	5		0
SPEC 0000		0000	0	rt		r	d		sa		1	DSRL32 1 1 1 1 0	
6		5		5		5	,		5			6	

Format:

DSRL32 rd, rt, sa

Description:

The contents of general register *rt* are shifted right by 32+*sa* bits, inserting zeros into the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T:
$$s \leftarrow 1 \parallel sa$$

$$GPR[rd] \leftarrow 0^{s} \parallel GPR[rt]_{63...s}$$

Exceptions:

Reserved instruction exception (R4000 in 32-bit mode)

DSUB

Doubleword Subtract

DSUB

31 26	25 21	20 16	15 11	10 6	5 0	
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	DSUB 101110	
6	5	5	5	5	6	

Format:

DSUB rd, rs, rt

Description:

The contents of general register rt are subtracted from the contents of general register rs to form a result. The result is placed into general register rd.

The only difference between this instruction and the DSUBU instruction is that DSUBU never traps on overflow.

An integer overflow exception takes place if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T: $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$

Exceptions:

Integer overflow exception Reserved instruction exception (R4000 in 32-bit mode)

DSUBU

Doubleword Subtract Unsigned

DSUBU

31	J 26	25 2	1 20 16	5 15 11	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	DSUBU 1 0 1 1 1 1
	6	5	5	5	5	6

Format:

DSUBU rd, rs, rt

Description:

The contents of general register rt are subtracted from the contents of general register rs to form a result. The result is placed into general register rd.

The only difference between this instruction and the DSUB instruction is that DSUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

64 T: $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$

Exceptions:

Reserved instruction exception (R4000 in 32-bit mode)

ERET

Exception Return

ERET

31 26	25 2	24 6	5 0
COP0 0 1 0 0 0 0	CO 1	000 0000 0000 0000 0000	ERET 0 1 1 0 0 0
6	1	19	6

Format:

ERET

Description:

ERET is the R4000 instruction for returning from an interrupt, exception, or error trap. Unlike a branch or jump instruction, ERET does not execute the next instruction.

ERET must not itself be placed in a branch delay slot.

If the processor is servicing an error trap ($SR_2 = 1$), then load the PC from the *ErrorEPC* and clear the *ERL* bit of the *Status* register (SR_2). Otherwise ($SR_2 = 0$), load the PC from the *EPC*, and clear the *EXL* bit of the *Status* register (SR_1).

An ERET executed between a LL and SC also causes the SC to fail.


Operation:

```
32, 64 T: if SR_2 = 1 then PC \leftarrow ErrorEPC SR \leftarrow SR_{31...3} \parallel 0 \parallel SR_{1...0} else PC \leftarrow EPC SR \leftarrow SR_{31...2} \parallel 0 \parallel SR_0 endif LLbit \leftarrow 0
```

Exceptions:

Coprocessor unusable exception

J Jump



Format:

J target

Description:

The 26-bit target address is shifted left two bits and combined with the high-order bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction.


Operation:

Exceptions:

JAL

Jump And Link

JAL



Format:

JAL target

Description:

The 26-bit target address is shifted left two bits and combined with the high-order bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register, *r*31.

Operation:

32 T: temp ← target

GPR[31] ← PC + 8

T+1: PC \leftarrow PC _{31...28} II temp II 0^2

64 T: temp ← target

GPR[31] ← PC + 8

T+1: PC \leftarrow PC $_{63...28}$ II temp II 0^2

Exceptions:

JALR

Jump And Link Register

JALR

;	31 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	00000	rd	0 0 0 0 0	JALR 001001
	6	5	5	5	5	6

Format:

JALR rs JALR rd, rs

Description:

The program unconditionally jumps to the address contained in general register rs, with a delay of one instruction. The address of the instruction after the delay slot is placed in general register rd. The default value of rd, if omitted in the assembly language instruction, is 31.

Register specifiers *rs* and *rd* may not be equal, because such an instruction does not have the same effect when re-executed. However, an attempt to execute this instruction is *not* trapped, and the result of executing such an instruction is undefined.

Since instructions must be word-aligned, a **Jump and Link Register** instruction must specify a target register (*rs*) whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

Operation:

32, 64

T: $temp \leftarrow GPR [rs]$

 $GPR[rd] \leftarrow PC + 8$

T+1:

PC ← temp

Exceptions:

JR

Jump Register

JR

31 2	26	25	21 20	65 0
SPECIAL 0 0 0 0 0 0		rs	000 0000 0000 0000	JR 001000
6		5	15	6

Format:

JR rs

Description:

The program unconditionally jumps to the address contained in general register *rs*, with a delay of one instruction.

Since instructions must be word-aligned, a **Jump Register** instruction must specify a target register (*rs*) whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

Operation:

32, 64

T: $temp \leftarrow GPR[rs]$

T+1:

1: PC ← temp

Exceptions:

 LB

Load Byte

LB

31 2	3 25	21	20	16	15 0	
LB 100000		base	r	t	offset	
6	•	5		5	16	

Format:

LB rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into general register *rt*.

Operation:

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LBU

Load Byte Unsigned

LBU

31 26	25 21	20 16	15	0
LBU 1 0 0 1 0 0	base	rt	offset	
6	5	5	16	

Format:

LBU rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into general register *rt*.

Operation:

Exceptions:

TLB refill exception
Bus error exception
Address error exception

LD

Load Doubleword



31	26	25 21	20 16	15 0
1	LD 1 1 0 1 1 1	base	rt	offset
	6	5	5	16

Format:

LD rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the 64-bit doubleword at the memory location specified by the effective address are loaded into general register *rt*.

If any of the three least-significant bits of the effective address are non-zero, an address error exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

Exceptions:

TLB refill exception
TLB invalid exception
Bus error exception
Address error exception
Reserved instruction exception

(R4000 in 32-bit user mode R4000 in 32-bit supervisor mode)

LDCz Load Doubleword To Coprocessor LDCz

31	26	25 2	1 20 16	15	0
1	LDCz I 1 0 1 x x*	base	rt	offset	
	6	5	5	16	_

Format:

LDCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The processor reads a doubleword from the addressed memory location and makes the data available to coprocessor unit *z*. The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If any of the three least-significant bits of the effective address are non-zero, an address error exception takes place.

This instruction is not valid for use with CP0.

This instruction is undefined when the least-significant bit of the *rt* field is non-zero.

^{*}See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

LDCz

Load Doubleword To Coprocessor (continued)

LDCz

Operation:


```
32 T: vAddr ← ((offset<sub>15</sub>)<sup>16</sup> II offset<sub>15...0</sub>) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
COPzLD (rt, mem)

64 T: vAddr ← ((offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
COPzLD (rt, mem)
```

Exceptions:

TLB refill exception
TLB invalid exception
Bus error exception
Address error exception
Coprocessor unusable exception

Opcode Bit Encoding:



LDL

Load Doubleword Left



31 26	25 21	20 16	15	0
LDL 0 1 1 0 1 0	base	rt	offset	
6	5	5	16	

Format:


LDL rt, offset(base)

Description:

This instruction can be used in combination with the LDR instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDL loads the left portion of the register with the appropriate part of the high-order doubleword; LDR loads the right portion of the register with the appropriate part of the low-order doubleword.

The LDL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the doubleword in memory which contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the doubleword in memory. The least-significant (right-most) byte(s) of the register will not be changed.



LDL

Load Doubleword Left (continued)



The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LDL (or LDR) instruction which also specifies register rt.

No address exceptions due to alignment are possible.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

```
64 T: vAddr ← ((offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base]

(pAddr, uncached) ← AddressTranslation (vAddr, DATA)

pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)

if BigEndianMem = 0 then

pAddr ← pAddr<sub>PSIZE-1...3</sub> II 0<sup>3</sup>

endif

byte ← vAddr<sub>2...0</sub> xor BigEndianCPU<sup>3</sup>

mem ← LoadMemory (uncached, byte, pAddr, vAddr, DATA)

GPR[rt] ← mem<sub>7+8*byte...0</sub> II GPR[rt]<sub>55-8*byte...0</sub>
```

LDL

Load Doubleword Left (continued)

LDL

Given a doubleword in a register and a doubleword in memory, the operation of LDL is as follows:

LDL									
Register	Α	В	С	D	Е	F	G	Н	
Memory	I	J	K	L	М	N	0	Р	

	BigEndianCl	PU = 0			BigEndianCPU = 1				
vAddr ₂₀	destination	ination type offse		set	destination	type	off	set	
20		.,,,,,	LEM	BEM		-,,,,,	LEM	BEM	
0	PBCDEFGH	0	0	7	IJKLMNOP	7	0	0	
1	OPCDEFGH	1	0	6	JKLMNOPH	6	0	1	
2	NOPDEFGH	2	0	5	KLMNOPGH	5	0	2	
3	MNOPEFGP	3	0	4	LMNOPFGH	4	0	3	
4	LMNOPFGH	4	0	3	MNOPEFGH	3	0	4	
5	KLMNOPGH	5	0	2	NOPDEFGH	2	0	5	
6	J K L MN O P H	6	0	1	OPCDEFGH	1	0	6	
7	IJKLMNOP	7	0	0	PBCDEFGH	0	0	7	

 $\begin{array}{ll} \textit{LEM} & \text{Little-endian memory (BigEndianMem} = 0) \\ \textit{BEM} & \text{BigEndianMem} = 1 \\ \textit{Type} & \text{AccessType (see Table 2-1) sent to memory} \\ \textit{Offset} & \text{pAddr}_{2...0} \text{ sent to memory} \\ \end{array}$

Exceptions:

TLB refill exception TLB invalid exception Bus error exception

Address error exception

Reserved instruction exception (R4000 in 32-bit mode)

LDR

Load Doubleword Right



31 26	25 21	20 16	15	0
LDR 011011	base	rt	offset	
6	5	5	16	

Format:


LDR rt, offset(base)

Description:

This instruction can be used in combination with the LDL instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDR loads the right portion of the register with the appropriate part of the low-order doubleword; LDL loads the left portion of the register with the appropriate part of the high-order doubleword.

The LDR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the doubleword in memory which contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the doubleword in memory. The most significant (left-most) byte(s) of the register will not be changed.



LDR

Load Doubleword Right (continued)



The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LDR (or LDL) instruction which also specifies register rt.

No address exceptions due to alignment are possible.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

```
64 T: vAddr ← ((offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
if BigEndianMem = 1 then
pAddr ← pAddr<sub>31...3</sub> II 0<sup>3</sup>
endif
byte ← vAddr<sub>2...0</sub> xor BigEndianCPU<sup>3</sup>
mem ← LoadMemory (uncached, byte, pAddr, vAddr, DATA)
GPR[rt] ← GPR[rt]<sub>63...64-8*byte</sub> II mem<sub>63...8*byte</sub>
```

LDR

Load Doubleword Right (continued)



Given a doubleword in a register and a doubleword in memory, the operation of LDR is as follows:

LDR									
Register	Α	В	С	D	Е	F	G	Н	
Memory	I	J	K	L	М	N	0	Р	

	BigEndianCl	PU = 0		BigEndianCPU = 1				
vAddr ₂₀	destination	type	off	set	destination type offset			
20		3,100	LEM	BEM				
0	IJKLMNOP	7	0	0	ABCDEFGI 0 7 0			
1	AIJKLMNO	6	1	0	ABCDEFIJ 1 6 0			
2	ABIJKLMN	5	2	0	ABCDEIJK 2 5 0			
3	ABCIJKLM	4	3	0	ABCDIJKL 3 4 0			
4	ABCDIJKL	3	4	0	ABCIJKLM 4 3 0			
5	ABCDEIJK	2	5	0	ABIJKLMN 5 2 0			
6	A B C D E F I J	1	6	0	AIJKLMNO 6 1 0			
7	ABCDEFGI	0	7	0	IJKLMNOP 7 0 0			

 $\begin{array}{ll} \textit{LEM} & \text{Little-endian memory (BigEndianMem} = 0) \\ \textit{BEM} & \text{BigEndianMem} = 1 \\ \textit{Type} & \text{AccessType (see Table 2-1) sent to memory} \\ \textit{Offset} & \text{pAddr}_{2...0} \text{ sent to memory} \\ \end{array}$

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

Reserved instruction exception (R4000 in 32-bit mode)

LH

Load Halfword

LH

31	26	25	21	20	16	15	(0
1 0	LH 0 0 0 1	base		r	t		offset	
	6	5			5	•	16	

Format:

LH rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into general register rt.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LHU

Load Halfword Unsigned

LHU

31 26	25 21	20 16	5 15 0
LHU 100101	base	rt	offset
6	5	5	16

Format:

LHU rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into general register rt.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

Exceptions:

TLB refill exception

Bus Error exception

TLB invalid exception

Address error exception

LL Load Linked LL

31 26	25 21	20 16	15 0
LL 110000	base	rt	offset
6	5	5	16

Format:

LL rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. In 64-bit mode, the loaded word is sign-extended.

The processor begins checking the accessed word for modification by other processor and devices.

Load Linked and Store Conditional can be used to atomically update memory locations as shown:

This atomically increments the word addressed by T0. Changing the ADD to an OR changes this to an atomic bit set. This instruction is available in User mode, and it is not necessary for CP0 to be enabled.

The operation of LL is undefined if the addressed location is uncached and, for synchronization between multiple processors, the operation of LL is undefined if the addressed location is noncoherent. A cache miss that occurs between LL and SC may cause SC to fail, so no load or store operation should occur between LL and SC, otherwise the SC may never be successful. Exceptions also cause SC to fail, so persistent exceptions must be avoided. If either of the two least-significant bits of the effective address are non-zero, an address error exception takes place.

$\mathsf{L}\mathsf{L}$

Load Linked (continued)

LL

Operation:

```
vAddr \leftarrow ((offset_{15})^{16} | I | offset_{15...0}) + GPR[base]
        T:
32
                (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                pAddr \leftarrow pAddr_{PSIZE-1...3} II (pAddr_{2...0} xor (ReverseEndian II 0<sup>2</sup>))
                mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
                byte \leftarrow vAddr<sub>2...0</sub> xor (BigEndianCPU II 0<sup>2</sup>)
                GPR[rt] ← mem<sub>31+8*byte...8*byte</sub>
                LLbit ← 1
               vAddr \leftarrow ((offset_{15})^{48} II offset_{15...0}) + GPR[base]
64
               (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
               pAddr \leftarrow pAddr_{PSIZE-1...3} \text{ II } (pAddr_{2...0} \text{ xor } (ReverseEndian \text{ II } 0^2))
               mem \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
               byte \leftarrow vAddr<sub>2...0</sub> xor (BigEndianCPU II 0^2)
                GPR[rt] \leftarrow (\text{mem}_{31+8*\text{byte}})^{32} \text{ II } \text{mem}_{31+8*\text{byte}...8*\text{byte}}
                LLbit ← 1
```

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LLD

Load Linked Doubleword



31	26	25	21	20 16	3 15 0
LLD 1101		base		rt	offset
6		5		5	16

Format:

LLD rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the doubleword at the memory location specified by the effective address are loaded into general register *rt*.

The processor begins checking the accessed word for modification by other processor and devices.

Load Linked Doubleword and Store Conditional Doubleword can be used to atomically update memory locations:

This atomically increments the word addressed by T0. Changing the ADD to an OR changes this to an atomic bit set.



Load Linked Doubleword (continued)



The operation of LLD is undefined if the addressed location is uncached and, for synchronization between multiple processors, the operation of LLD is undefined if the addressed location is noncoherent. A cache miss that occurs between LLD and SCD may cause SCD to fail, so no load or store operation should occur between LLD and SCD, otherwise the SCD may never be successful. Exceptions also cause SCD to fail, so persistent exceptions must be avoided.

This instruction is available in User mode, and it is not necessary for CP0 to be enabled.

If any of the three least-significant bits of the effective address are non-zero, an address error exception takes place.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

Exceptions:

TLB refill exception
TLB invalid exception
Bus error exception
Address error exception
Reserved instruction exception (R4000 in 32-bit mode)

LUI

Load Upper Immediate



31 26	25 21	20 16	15 0
LUI 0 0 1 1 1 1	00000	rt	immediate
6	5	5	16

Format:

LUI rt, immediate

Description:

The 16-bit *immediate* is shifted left 16 bits and concatenated to 16 bits of zeros. The result is placed into general register *rt*. In 64-bit mode, the loaded word is sign-extended.

Operation:

32 T: $GPR[rt] \leftarrow immediate II 0^{16}$

64 T: $GPR[rt] \leftarrow (immediate_{15})^{32} II immediate II 0^{16}$

Exceptions:

LW

Load Word



31	26	25 21	20 16	15	0
1	LW I 0 0 0 1 1	base	rt	offset	
	6	5	5	16	

Format:

LW rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. In 64-bit mode, the loaded word is sign-extended. If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

Operation:

Exceptions:

TLB refill exception

Bus error exception

TLB invalid exception

Address error exception

LWCz

Load Word To Coprocessor

LWCz

31 26	25 21	20 16	15	0
LWCz 1 1 0 0 x x*	base	rt	offset	
6	5	5	16	_

Format:

LWCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The processor reads a word from the addressed memory location, and makes the data available to coprocessor unit *z*.

The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

This instruction is not valid for use with CP0.

^{*}See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

LWCz

Load Word To Coprocessor (continued)

LWCz

Operation:


```
T: vAddr ← ((offset<sub>15</sub>)<sup>16</sup> II offset<sub>15...0</sub>) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor (ReverseEndian II 0<sup>2</sup>))
mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>2...0</sub> xor (BigEndianCPU II 0<sup>2</sup>)
COPzLW (byte, rt, mem)

64 T: vAddr ← ((offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base}
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor (ReverseEndian II 0<sup>2</sup>))
mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>2...0</sub> xor (BigEndianCPU II 0<sup>2</sup>)
COPzLW (byte, rt, mem)
```

Exceptions:

TLB refill exception TLB invalid exception
Bus error exception Address error exception
Coprocessor unusable exception

Opcode Bit Encoding:



LWL

Load Word Left

LWL

31 2	6 25	21 20	16 15	0
LWL 100010	base	e r	t	offset
6	5		5	16

Format:


LWL rt, offset(base)

Description:

This instruction can be used in combination with the LWR instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWL loads the left portion of the register with the appropriate part of the high-order word; LWR loads the right portion of the register with the appropriate part of the low-order word.

The LWL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. In 64-bit mode, the loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the word in memory. The least-significant (right-most) byte(s) of the register will not be changed.



LWL

Load Word Left (continued)

LWL

The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LWL (or LWR) instruction which also specifies register rt. No address exceptions due to alignment are possible.

Operation:

```
vAddr \leftarrow ((offset_{15})^{16} | I | offset_{15...0}) + GPR[base]
32
        T:
                (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
                if BigEndianMem = 0 then
                       pAddr \leftarrow pAddr_{PSIZE-1...2} \parallel 0^2
                endif
                byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
               word ← vAddr<sub>2</sub> xor BigEndianCPU
                mem ← LoadMemory (uncached, 0 II byte, pAddr, vAddr, DATA)
                temp \leftarrow mem<sub>32*word+8*bvte+7...32*word</sub> II GPR[rt]<sub>23-8*bvte...0</sub>
                GPR[rt] ← temp
               vAddr \leftarrow ((offset_{15})^{48} | I | offset_{15...0}) + GPR[base]
64
               (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
                if BigEndianMem = 0 then
                         pAddr \leftarrow pAddr_{PSIZE-1...2} \parallel 0^2
                endif
               byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
               word ← vAddr<sub>2</sub> xor BigEndianCPU
               mem ← LoadMemory (uncached, 0 II byte, pAddr, vAddr, DATA)
               temp \leftarrow mem_{32*word+8*byte+7...32*word} \text{ II GPR[rt]}_{23-8*byte...0}
               GPR[rt] \leftarrow (temp_{31})^{32} \text{ II temp}
```

LWL

Load Word Left (continued)

LWL

Given a doubleword in a register and a doubleword in memory, the operation of LWL is as follows:

LWL								
Register	Α	В	С	D	Е	F	G	Н
Memory	I	J	K	L	М	N	0	Р

	BigEndianCl	PU = 0	BigEndianCPU = 1					
vAddr ₂₀	vAddr _{2 0} destination		type offset		destination	type	offset	
20		3,63	LEM	BEM		typo	LEM	BEM
0	SSSSPFGH	0	0	7	SSSSIJKL	3	4	0
1	SSSSOPGH	1	0	6	SSSSJKLH	2	4	1
2	SSSSNOPH	2	0	5	SSSSKLGH	1	4	2
3	SSSSMNOP	3	0	4	SSSSLFGH	0	4	3
4	SSSSLFGH	0	4	3	SSSSMNOP	3	0	4
5	SSSSKLGH	1	4	2	SSSSNOPH	2	0	5
6	SSSSJKLH	2	4	1	SSSSOPGH	1	0	6
7	SSSSIJKL	3	4	0	SSSSPFGH	0	0	7

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Туре	AccessType (see Table 2-1) sent to memory
Offset	pAddr ₂₀ sent to memory
S	sign-extend of destination ₃₁

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LWR

Load Word Right

LWR

31 26	25 21	20 16	15 0	
LWR 100110	base	rt	offset	
6	5	5	16	

Format:

LWR rt, offset(base)

Description:

This instruction can be used in combination with the LWL instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWR loads the right portion of the register with the appropriate part of the low-order word; LWL loads the left portion of the register with the appropriate part of the high-order word.

The LWR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. In 64-bit mode, if bit 31 of the destination register is loaded, then the loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the word in memory. The most significant (left-most) byte(s) of the register will not be changed.



LWR

Load Word Right (continued)

LWR

The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LWR (or LWL) instruction which also specifies register rt. No address exceptions due to alignment are possible.

Operation:

```
vAddr \leftarrow ((offset_{15})^{16} | I | offset_{15}) + GPR[base]
32
        T:
                (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
                if BigEndianMem = 1 then
                         pAddr \leftarrow pAddr_{PSIZF=31} 3 | 10^3
               endif
               byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
               word ← vAddr<sub>2</sub> xor BigEndianCPU
                mem ← LoadMemory (uncached, 0 II byte, pAddr, vAddr, DATA)
                temp \leftarrow GPR[rt]_{31...32\text{-}8*byte} \text{ II } mem_{31+32*word...32*word+8*byte}
                GPR[rt] ← temp
               vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15} \parallel 0) + GPR[base]
64
        T:
                (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                pAddr ← pAddr<sub>PSIZE-1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
                if BigEndianMem = 1 then
                         pAddr \leftarrow pAddr_{PSIZE-31...3} \parallel 0^3
               endif
               \text{byte} \leftarrow \text{vAddr}_{1\dots 0} \text{ xor BigEndianCPU}^2
               word ← vAddr<sub>2</sub> xor BigEndianCPU
                mem ← LoadMemory (uncached, 0 II byte, pAddr, vAddr, DATA)
                temp \leftarrow GPR[rt]_{31...32\text{-}8*byte} \text{ II } mem_{31+32*word...32*word+8*byte}
                GPR[rt] \leftarrow (temp_{31})^{32} II temp
```

LWR

Load Word Right (continued)

LWR

Given a word in a register and a word in memory, the operation of LWR is as follows:

LWR								
Register	Α	В	С	D	Е	F	G	Н
Memory	I	J	K	L	М	N	0	Р

	BigEndianC	BigEndianCPU = 1						
vAddr ₂₀	destination	type	offs	set	destination	type	offset	
20		3,60	LEM	BEM			LEM I	ВЕМ
0	SSSSMNOP	0	0	4	XXXXEFGI	0	7	0
1	X X X X E MNO	1	1	4	XXXXEFIJ	1	6	0
2	X X X X E F M N	2	2	4	XXXXEIJK	2	5	0
3	XXXXEFGM	3	3	4	SSSSIJKL	3	4	0
4	SSSSIJKL	0	4	0	XXXXEFGM	0	3	4
5	XXXXEIJK	1	5	0	XXXXEFMN	1	2	4
6	XXXXEFIJ	2	6	0	X X X X E M N O	2	1	4
7	XXXXEFGI	3	7	0	SSSSMNOP	3	0	4

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Туре	AccessType (see Table 2-1) sent to memory
Offset	pAddr ₂₀ sent to memory
S	sign-extend of destination ₃₁
X	either unchanged or sign-extend of destination ₃₁

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LWU

Load Word Unsigned

LWU

3	1 26	25 21	20 16	15 0)
	LWU 100111	base	rt	offset	
	6	5	5	16	-

Format:

LWU rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. The loaded word is zero-extended.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

Exceptions:

TLB refill exception
TLB invalid exception
Bus error exception
Address error exception
Reserved instruction exception (R4000 in 32-bit mode)

MFC0

Move From System Control Coprocessor

MFC0

31 26	25 21	20 16	15 11	10 0
COP0 0 1 0 0 0 0	MF 00000	rt	rd	0 0 0 0 0 0 0 0 0 0 0 0
6	5	5	5	11

Format:

MFC0 rt, rd

Description:

The contents of coprocessor register *rd* of the CP0 are loaded into general register *rt*.

Operation:

32 T: data \leftarrow CPR[0,rd] T+1: GPR[rt] \leftarrow data

64 T: data ← CPR[0,rd]

T+1: $GPR[rt] \leftarrow (data_{31})^{32} \parallel data_{31...0}$

Exceptions:

Coprocessor unusable exception

MFCz

Move From Coprocessor

MFCz

31	26	25	21 20	16	15	11	10	0
0	COPz 1 0 0 x x*	MF 00000	0	rt	ro	d	0	
	6	5		5	5		11	

Format:

MFCz rt, rd

Description:

The contents of coprocessor register rd of coprocessor z are loaded into general register rt.

Operation:

32 T: data
$$\leftarrow$$
 CPR[z,rd]

T+1: GPR[rt] \leftarrow data

64 T: if $rd_0 = 0$ then

data \leftarrow CPR[z,rd_{4...1} || 0]_{31...0}

else

data \leftarrow CPR[z,rd_{4...1} || 0]_{63...32}

endif

T+1: GPR[rt] \leftarrow (data₃₁)³² || data

Exceptions:

Coprocessor unusable exception


*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

MFCz

Move From Coprocessor (continued)

MFCz

Opcode Bit Encoding:



MFHI

Move From HI

MFHI

31 26	25	16 15	5 11	10 6	5 (0
SPECIAL 0 0 0 0 0 0	0000000	000	rd	0 0 0 0 0	MFHI 0 1 0 0 0 0	
6	10		5	5	6	

Format:

MFHI rd

Description:

The contents of special register *HI* are loaded into general register *rd*.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFHI instruction may not be any of the instructions which modify the *HI* register: MULT, MULTU, DIV, MTHI, DMULTU, DDIV, DDIVU.

Operation:

32, 64

T: $GPR[rd] \leftarrow HI$

Exceptions:

MFLO

Move From Lo

MFLO

31 26	25 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	00 0000 0000	rd	0 0 0 0 0	MFLO 0 1 0 0 1 0
6	10	5	5	6

Format:

MFLO rd

Description:

The contents of special register *LO* are loaded into general register *rd*.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFLO instruction may not be any of the instructions which modify the *LO* register: MULT, MULTU, DIV, MTLO, DMULT, DMULTU, DDIV, DDIVU.

Operation:

32, 64 T: GPR[rd] ← LO

Exceptions:

MTC0

Move To System Control Coprocessor

MTC0

31	26	25	21	20	16	15	11	10			0
COF 0 1 0 0			MT) 1 0 0		rt	rd		000	0 0 0 0	0 0 00	
6			5		5	5	5		11		

Format:

MTC0 rt, rd

Description:

The contents of general register *rt* are loaded into coprocessor register *rd* of CP0.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

Operation:

data ← GPR[rt] 32, 64 T:

T+1: $CPR[0,rd] \leftarrow data$

Exceptions:

Coprocessor unusable exception

000 0000 0000

11

MTCZ Move To Coprocessor MTCZ 31 26 25 21 20 16 15 11 10 0 COPz MT rt rd 0

5

6 Format:

 $0100xx^*$

MTCz rt, rd

00100

5

Description:

The contents of general register rt are loaded into coprocessor register rd of coprocessor z.


5

Operation:

Exceptions:

Coprocessor unusable exception

*Opcode Bit Encoding:



MTHI

Move To HI

MTHI

31	26	25	21 20	6	5	0
SPECIA 0 0 0 0 0		rs	000 000	0	MTHI 0 1 0 0 0 1	
6		5		15	6	

Format:

MTHI rs

Description:

The contents of general register *rs* are loaded into special register *HI*.

If a MTHI operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register *LO* are undefined.

Operation:

32,64 T-2: $HI \leftarrow \text{undefined}$ T-1: $HI \leftarrow \text{undefined}$ T: $HI \leftarrow \text{GPR[rs]}$

Exceptions:

MTLO

Move To LO

MTLO

31		26	25 2 ⁻	1 20	6 5	0
	SPECIAL 000000		rs	0000000000000000	MTLO 0 1 0 0 1 1	
	6		5	15	6	

Format:

MTLO rs

Description:

The contents of general register *rs* are loaded into special register *LO*.

If a MTLO operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register HI are undefined.

Operation:

32,64 T-2: LO ← undefined

T-1: LO ← undefined

T: LO ← GPR[rs]

Exceptions:

MULT

Multiply

MULT

31 26	25 2	1 20	16	15	6	5	0
SPECIAL 000000	rs	rt		0 0 0 0 0 0 0 0 0 0 0		MULT 0 1 1 0 0 0	
6	5	5	•	10		6	

Format:

MULT rs, rt

Description:

The contents of general registers *rs* and *rt* are multiplied, treating both operands as 32-bit 2's complement values. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

MULT

Multiply (continued)

MULT

Operation:

_		
32	T–2: LO	← undefined
	HI	← undefined
	T-1: LO	← undefined
	HI	← undefined
	T: t	← GPR[rs] * GPR[rt]
	LO	← t ₃₁₀
	НΙ	← t ₆₃₃₂
64	T-2: LO	← undefined
	HI	← undefined
	T-1: LO	← undefined
	HI	← undefined
	T: t	← GPR[rs] ₃₁₀ * GPR[rt] ₃₁₀
	LO	$\leftarrow (t_{31})^{32} \parallel t_{310}$
	HI	$\leftarrow (t_{63})^{32} \parallel t_{6332}$

Exceptions:

MULTU

Multiply Unsigned

MULTU

31 26	25 2	21 20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	0 00 0000 0000	MULTU 0 1 1 0 0 1
6	5	5	10	6

Format:

MULTU rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

MULTU

Multiply Unsigned (continued)

MULTU

Operation:

```
T-2: LO
32
                                   ← undefined
                  ΗΙ
                                   ← undefined
         T-1: LO
                                   ← undefined
                  HI
                                   ← undefined
         T:
                 t
                                   \leftarrow (0 || GPR[rs]) * (0 || GPR[rt])
                 LO
                                    \leftarrow t<sub>31...0</sub>
                  HI
                                   \leftarrow \mathsf{t}_{63\dots32}
         T-2: LO
                                   ← undefined
64
                                   ← undefined
                  HI
         T-1: LO
                                    ← undefined
                  HΙ
                                   ← undefined
                                   \leftarrow (0 \text{ II GPR[rs]}_{31...0}) * (0 \text{ II GPR[rt]}_{31...0})
         T:
                                   \leftarrow (t_{31})^{32} \parallel t_{31...0}

\leftarrow (t_{63})^{32} \parallel t_{63...32}
                 LO
                 Н
```

Exceptions:

NOR Nor NOR

31 26	25 2	1 20 16	5 15 11	1 10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	NOR 100111
6	5	5	5	5	6

Format:

NOR rd, rs, rt

Description:

The contents of general register rs are combined with the contents of general register rt in a bit-wise logical NOR operation. The result is placed into general register rd.

Operation:

32, 64 T: $GPR[rd] \leftarrow GPR[rs]$ nor GPR[rt]

Exceptions:

OR Or OR

31 26	25 2	1 20	16	15	11	10	6	5		0
SPECIAL 0 0 0 0 0 0	rs	rt		rd		0 0 0 0	0	10	OR 0 1 0 1	
6	5	5		5		5			6	

Format:

OR rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical OR operation. The result is placed into general register *rd*.

Operation:

32, 64 T: $GPR[rd] \leftarrow GPR[rs]$ or GPR[rt]

Exceptions:

ORI

Or Immediate

ORI

31 26	25 21	20 16	15 0
ORI 0 0 1 1 0 1	rs	rt	immediate
6	5	5	16

Format:

ORI rt, rs, immediate

Description:

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical OR operation. The result is placed into general register *rt*.

Operation:

32 T: $GPR[rt] \leftarrow GPR[rs]_{31...16} II (immediate or <math>GPR[rs]_{15...0}$)

64 T: $GPR[rt] \leftarrow GPR[rs]_{63...16} II (immediate or <math>GPR[rs]_{15...0}$)

Exceptions:

SB Store Byte

J	D	
	0	

CD

31 26	25 21	20 16	15	0
SB 101000	base	rt	offset	
6	5	5	16	

Format:

SB rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The least-significant byte of register *rt* is stored at the effective address.

Operation:

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

SC

Store Conditional

SC

31 26	25 21	20 16	15	0
SC 111000	base	rt	offset	
6	5	5	16	

Format:

SC rt, offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are conditionally stored at the memory location specified by the effective address.

If any other processor or device has modified the physical address since the time of the previous Load Linked instruction, or if an ERET instruction occurs between the Load Linked instruction and this store instruction, the store fails and is inhibited from taking place.

The success or failure of the store operation (as defined above) is indicated by the contents of general register rt after execution of the instruction. A successful store sets the contents of general register rt to 1; an unsuccessful store sets it to 0.

The operation of Store Conditional is undefined when the address is different from the address used in the last Load Linked.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If either of the two least-significant bits of the effective address is non-zero, an address error exception takes place.

If this instruction should both fail and take an exception, the exception takes precedence.

SC

Store Conditional (continued)

SC

Operation:

```
vAddr \leftarrow ((offset_{15})^{16} II offset_{15...0}) + GPR[base]
32
        T:
                (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                pAddr \leftarrow pAddr_{PSIZE-1...3} II (pAddr_{2...0} xor (ReverseEndian II 0^2))
                data ← GPR[rt]<sub>63-8*byte...0</sub> II 0<sup>8*byte</sup>
                if LLbit then
                      StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
                endif
                GPR[rt] \leftarrow 0^{31} II LLbit
                vAddr \leftarrow ((offset_{15})^{48} II offset_{15...0}) + GPR[base]
64
                (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                \begin{array}{l} pAddr \leftarrow pAddr_{PSIZE-1...3} \ II \ (pAddr_{2...0} \ xor \ (ReverseEndian \ II \ 0^2)) \\ data \ \leftarrow GPR[rt]_{63-8^*byte...0} \ II \ 0^{8^*byte} \end{array}
                if LLbit then
                      StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
                endif
                GPR[rt] \leftarrow 0^{63} II LLbit
```

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

SCD

Store Conditional Doubleword

SCD

31 26	25 21	20 16	15 0	
SCD 111100	base	rt	offset	
6	5	5	16	

Format:

SCD rt, offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are conditionally stored at the memory location specified by the effective address.

If any other processor or device has modified the physical address since the time of the previous Load Linked Doubleword instruction, or if an ERET instruction occurs between the Load Linked Doubleword instruction and this store instruction, the store fails and is inhibited from taking place.

The success or failure of the store operation (as defined above) is indicated by the contents of general register rt after execution of the instruction. A successful store sets the contents of general register rt to 1; an unsuccessful store sets it to 0.

The operation of Store Conditional Doubleword is undefined when the address is different from the address used in the last Load Linked Doubleword.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If either of the three least-significant bits of the effective address is non-zero, an address error exception takes place.

SCD

Store Conditional Doubleword (continued)

SCD

If this instruction should both fail and take an exception, the exception takes precedence.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

```
64 T: vAddr \leftarrow ((offset_{15})^{48} \text{ II } offset_{15...0}) + GPR[base]
(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
data \leftarrow GPR[rt]
if LLbit then
StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)
endif
GPR[rt] \leftarrow 0^{63} \text{ II } LLbit
```

Exceptions:

TLB refill exception
TLB invalid exception
TLB modification exception
Bus error exception
Address error exception
Reserved instruction exception (R4000 in 32-bit mode)

SD

Store Doubleword

SD

31	26	25 21	20 16	15	0
	SD 111111	base	rt	offset	
	6	5	5	16	_

Format:

SD rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address.

If either of the three least-significant bits of the effective address are non-zero, an address error exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

Exceptions:

TLB refill exception
TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

Reserved instruction exception (R4000 in 32-bit user mode

R4000 in 32-bit supervisor mode)

SDCz

Store Doubleword From Coprocessor

SDCz

31 26	25 21	20 16	15	0
SDCz 1 1 1 1 x x*	base	rt	offset	
6	5	5	16	

Format:

SDCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. Coprocessor unit *z* sources a doubleword, which the processor writes to the addressed memory location. The data to be stored is defined by individual coprocessor specifications.

If any of the three least-significant bits of the effective address are non-zero, an address error exception takes place.

This instruction is not valid for use with CP0.

This instruction is undefined when the least-significant bit of the *rt* field is non-zero.

Operation:

*See the table, "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

SDCz


Store Doubleword From Coprocessor (continued)

SDCz

Exceptions:

TLB refill exception
TLB invalid exception
TLB modification exception
Bus error exception
Address error exception
Coprocessor unusable exception

Opcode Bit Encoding:



SDL

Store Doubleword Left



31 26	25 21	20 16	15	0
SDL 101100	base	rt	offset	
6	5	5	16	

Format:

SDL rt, offset(base)


Description:

This instruction can be used with the SDR instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a doubleword boundary. SDL stores the left portion of the register into the appropriate part of the high-order doubleword of memory; SDR stores the right portion of the register into the appropriate part of the low-order doubleword.

The SDL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

No address exceptions due to alignment are possible.



SDL

Store Doubleword Left (continued)

SDL

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

```
64 T: vAddr ← ((offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base]

(pAddr, uncached) ← AddressTranslation (vAddr, DATA)

pAddr ← pAddr<sub>PSIZE -1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)

If BigEndianMem = 0 then

pAddr ← pAddr<sub>31...3</sub> II 0<sup>3</sup>

endif

byte ← vAddr<sub>2...0</sub> xor BigEndianCPU<sup>3</sup>

data ← 0<sup>56-8*byte</sup> II GPR[rt]<sub>63...56-8*byte</sub>

Storememory (uncached, byte, data, pAddr, vAddr, DATA)
```

SDL

Store Doubleword Left (continued)

SDL

Given a doubleword in a register and a doubleword in memory, the operation of SDL is as follows:

SDL								
Register	Α	В	С	D	Е	F	G	Н
Memory	I	J	K	L	М	N	0	Р

		BigEndianCPU = 0									BigEndianCPU = 1								
								off	set						off	set			
vAddr ₂₀			de	stina	tion	l	type LEN		BEM	destination				type	LEM	BEM			
0	ı	J	K	LN	ΙN	ОА	0	0	7	Α	В	С	D	Е	FC	Н	7	0	0
1	ı	J	Κ	LN	/I N	ΑВ	1	0	6	ı	Α	В	С	D	E F	G	6	0	1
2	ı	J	Κ	LN	/I A	ВС	2	0	5	ı	J	Α	В	С	D E	F	5	0	2
3	ı	J	K	LA	В	C D	3	0	4	I	J	K	Α	В	CE) E	4	0	3
4	ı	J	Κ	ΑE	3 C	DΕ	4	0	3	I	J	Κ	L	ΑΙ	ВС	D	3	0	4
5	ı	J	Α	ВО	D	ΕF	5	0	2	I	J	Κ	L	М	A E	3 C	2	0	5
6	ı	Α	В	C	E	F G	6	0	1	I	J	Κ	L	МΙ	N A	ΑВ	1	0	6
7	Α	В	С	D E	F	GΗ	7	0	0	I	J	K	L	М	N C) A	0	0	7

LEMLittle-endian memory (BigEndianMem = 0)BEMBigEndianMem = 1TypeAccessType (see Table 2-1) sent to memoryOffsetpAddr $_{2...0}$ sent to memory

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

Reserved instruction exception (R4000 in 32-bit mode)

SDR

Store Doubleword Right

SDR

31 26	25 21	20 16	15 0
SDR 101101	base	rt	offset
6	5	5	16

Format:


SDR rt, offset(base)

Description:

This instruction can be used with the SDL instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a boundary between two doublewords. SDR stores the right portion of the register into the appropriate part of the low-order doubleword; SDL stores the left portion of the register into the appropriate part of the low-order doubleword of memory.

The SDR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to eight bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant (rightmost) byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the high-order byte of the word in memory. No address exceptions due to alignment are possible.



SDR

Store Doubleword Right (continued)

SDR

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

Operation:

```
64 T: vAddr ← ((offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
pAddr ← pAddr<sub>PSIZE - 1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
If BigEndianMem = 0 then
pAddr ← pAddr<sub>PSIZE - 31...3</sub> II 0<sup>3</sup>
endif
byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>3</sup>
data ← GPR[rt]<sub>63-8*byte</sub> II 0<sup>8*byte</sup>
StoreMemory (uncached, DOUBLEWORD-byte, data, pAddr, vAddr, DATA)
```

SDR

Store Doubleword Right (continued)

SDR

Given a doubleword in a register and a doubleword in memory, the operation of SDR is as follows:

SDR									
Register	Α	В	С	D	Е	F	G	Н	
Memory	I	J	K	L	М	N	0	Р	

	BigEndianC	BigEndian	CPU =	1				
v A ddr			offset			offs	offset	
vAddr ₂₀	destination	type	LEM BEN	destination	type	LEM	BEM	
0	ABCDEFGH	7	0 0	HJKLMNOP	0	7	0	
1	BCDEFGHP	6	1 0	GHKLMNOP	1	6	0	
2	CDEFGHOP	5	2 0	FGHLMNOP	2	5	0	
3	DEFGHNOP	4	3 0	E F G H M N O P	3	4	0	
4	EFGHMNOP	3	4 0	DEFGHNOP	4	3	0	
5	FGHLMNOP	2	5 0	CDEFGHOP	5	2	0	
6	GHKLMNOP	1	6 0	BCDEFGHP	6	1	0	
7	HJKLMNOP	0	7 0	ABCDEFGH	7	0	0	

LEMLittle-endian memory (BigEndianMem = 0)BEMBigEndianMem = 1TypeAccessType (see Table 2-1) sent to memoryOffsetpAddr_{2...0} sent to memory

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

Reserved instruction exception (R4000 in 32-bit mode)

SH

Store Halfword

_		
_		
•		
$\mathbf{-}$		

31 26	25 21	20 16	15 0)
SH 101001	base	rt	offset	
6	5	5	16	-

Format:

SH rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The least-significant halfword of register *rt* is stored at the effective address. If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception SLL

Shift Left Logical

SLL

3	1 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0	00000	rt	rd	sa	SLL 000000
	6	5	5	5	5	6

Format:

SLL rd, rt, sa

Description:

The contents of general register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits.

The result is placed in register *rd*.

In 64-bit mode, the 32-bit result is sign extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLL with a zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLL, unlike nearly all other word operations, does not require an operand to be a properly sign-extended word value to produce a valid sign-extended word result.

NOTE: SLL with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLL with a zero shift to truncate 64-bit values, check the assembler you are using.

Operation:

32 T:
$$GPR[rd] \leftarrow GPR[rt]_{31-sa...0} \parallel 0^{sa}$$

temp
$$\leftarrow$$
 GPR[rt]_{31-s...0} II 0^s
GPR[rd] \leftarrow (temp₃₁)³² II temp

Exceptions:

SLLV

Shift Left Logical Variable

SLLV

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 000000	rs	rt	rd	00000	SLLV 000100
6	5	5	5	5	6

Format:

SLLV rd, rt, rs

Description:

The contents of general register *rt* are shifted left the number of bits specified by the low-order five bits contained in general register *rs*, inserting zeros into the low-order bits.

The result is placed in register *rd*.

In 64-bit mode, the 32-bit result is sign extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLLV with a zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLLV, unlike nearly all other word operations, does not require an operand to be a properly sign-extended word value to produce a valid sign-extended word result.

NOTE: SLLV with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLLV with a zero shift to truncate 64-bit values, check the assembler you are using.

Operation:

32 T:
$$s \leftarrow GP[rs]_{4...0}$$
 $GPR[rd] \leftarrow GPR[rt]_{(31-s)...0} \parallel 0^{s}$

64 T: $s \leftarrow 0 \parallel GP[rs]_{4...0}$
 $temp \leftarrow GPR[rt]_{(31-s)...0} \parallel 0^{s}$
 $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp$

Exceptions:

SLT

Set On Less Than

SLT

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	SLT 101010
6	5	5	5	5	6

Format:

SLT rd, rs, rt

Description:

The contents of general register rt are subtracted from the contents of general register rs. Considering both quantities as signed integers, if the contents of general register rs are less than the contents of general register rt, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rd*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

32 T: if GPR[rs] < GPR[rt] then
$$\operatorname{GPR}[rd] \leftarrow 0^{31} \text{ II 1}$$
 else
$$\operatorname{GPR}[rd] \leftarrow 0^{32}$$
 endif
$$64 \quad \text{T:} \quad \text{if GPR}[rs] < \operatorname{GPR}[rt] \text{ then }$$

$$\operatorname{GPR}[rd] \leftarrow 0^{63} \text{ II 1}$$
 else
$$\operatorname{GPR}[rd] \leftarrow 0^{64}$$
 endif

Exceptions:

SLTI

Set On Less Than Immediate

SLTI

31	26	25	21 20	16 15	0
0	SLTI 0 1 0 1 0	rs	rt	immediate	
	6	5	5	16	

Format:

SLTI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs*. Considering both quantities as signed integers, if *rs* is less than the sign-extended immediate, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rt*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

32 T: if GPR[rs] < (immediate₁₅)¹⁶ II immediate_{15...0} then
$$GPR[rd] \leftarrow 0^{31} \text{ II 1}$$
 else
$$GPR[rd] \leftarrow 0^{32}$$
 endif
$$64 \quad \text{T:} \quad \text{if GPR[rs]} < (immediate_{15})^{48} \text{ II immediate}_{15...0} \text{ then }$$

$$GPR[rd] \leftarrow 0^{63} \text{ II 1}$$
 else
$$GPR[rd] \leftarrow 0^{64}$$
 endif

Exceptions:

SLTIU

Set On Less Than Immediate Unsigned

SLTIU

	31 26	25 21	20 16	15	0
	SLTIU 0 0 1 0 1 1	rs	rt	immediate	
'	6	5	5	16	

Format:

SLTIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs*. Considering both quantities as unsigned integers, if *rs* is less than the sign-extended immediate, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rt*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

32 T: if (0 | GPR[rs]) < (immediate₁₅)¹⁶ | I | immediate_{15...0} then
$$GPR[rd] \leftarrow 0^{31} | I | 1$$
 else
$$GPR[rd] \leftarrow 0^{32}$$
 endif
$$64 \quad T: \quad \text{if (0 | I | GPR[rs])} < (immediate_{15})^{48} | I | immediate_{15...0} then
$$GPR[rd] \leftarrow 0^{63} | I | 1$$
 else
$$GPR[rd] \leftarrow 0^{64}$$
 endif$$

Exceptions:

SLTU

Set On Less Than Unsigned

SLTU

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	SLTU 1 0 1 0 1 1
6	5	5	5	5	6

Format:

SLTU rd, rs, rt

Description:

The contents of general register rt are subtracted from the contents of general register rs. Considering both quantities as unsigned integers, if the contents of general register rs are less than the contents of general register rt, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rd*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

32 T: if (0 || GPR[rs]) < 0 || GPR[rt] then
$$\operatorname{GPR}[rd] \leftarrow 0^{31} \mid \mid 1$$
 else
$$\operatorname{GPR}[rd] \leftarrow 0^{32}$$
 endif
$$64 \quad \text{T:} \quad \text{if (0 || GPR[rs])} < 0 \mid \mid \operatorname{GPR}[rt] \text{ then }$$

$$\operatorname{GPR}[rd] \leftarrow 0^{63} \mid \mid 1$$
 else
$$\operatorname{GPR}[rd] \leftarrow 0^{64}$$
 endif

Exceptions:

SRA

Shift Right Arithmetic

SRA

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	0 0 0 0 0	rt	rd	sa	SRA 000011
6	5	5	5	5	6

Format:

SRA rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

32 T:
$$GPR[rd] \leftarrow (GPR[rt]_{31})^{sa} \parallel GPR[rt]_{31...sa}$$

temp
$$\leftarrow$$
 (GPR[rt]₃₁)^S II GPR[rt]_{31...S}

 $GPR[rd] \leftarrow (temp_{31})^{32} II temp$

Exceptions:

SRAV

Shift Right Arithmetic Variable

SRAV

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	SRAV 000111
	6	5	5	5	5	6

Format:

SRAV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, sign-extending the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

32 T:
$$s \leftarrow GPR[rs]_{4...0}$$

$$GPR[rd] \leftarrow (GPR[rt]_{31})^{s} \parallel GPR[rt]_{31...s}$$
64 T: $s \leftarrow GPR[rs]_{4...0}$

$$temp \leftarrow (GPR[rt]_{31})^{s} \parallel GPR[rt]_{31...s}$$

$$GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp$$

Exceptions:

SRL

Shift Right Logical

SRL

31	26	25	21	20	16	15	11	10		6	5		0
SPECI 0 0 0 0 0		0000	0 (rt		r	rd		sa		0 0	SRL 0 0 1 0	
6		5		5		5	5		5			6	

Format:

SRL rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

32 T: $GPR[rd] \leftarrow 0$ sa || $GPR[rt]_{31...sa}$

64 T: s ← 0 II sa

temp \leftarrow 0^s || GPR[rt]_{31...s} GPR[rd] \leftarrow (temp₃₁)³² || temp

Exceptions:

SRLV

Shift Right Logical Variable

SRLV

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 00000	rs	rt	rd	0 0 0 0 0	SRLV 0 0 0 1 1 0
6	5	5	5	5	6

Format:

SRLV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, inserting zeros into the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

32 T:
$$s \leftarrow GPR[rs]_{4...0}$$

$$GPR[rd] \leftarrow 0^{s} \text{ II } GPR[rt]_{31...s}$$
64 T: $s \leftarrow GPR[rs]_{4...0}$

$$temp \leftarrow 0^{s} \text{ II } GPR[rt]_{31...s}$$

$$GPR[rd] \leftarrow (temp_{31})^{32} \text{ II } temp$$

Exceptions:

SUB

Subtract

SUB

31	26	25	21	20	16	15	11	10	6	5		0
SPEC 0 0 0 0		rs		rt		1	ď	0 0 0 0	0	1 (SUB 0 0 1 0	
6		5		5		5	5	5			6	

Format:

SUB rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the SUBU instruction is that SUBU never traps on overflow.

An integer overflow exception takes place if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

Operation:

32 T: $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$

64 T: temp ← GPR[rs] - GPR[rt]

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow (\mathsf{temp}_{31})^{32} \, \mathsf{II} \, \, \mathsf{temp}_{31\dots 0}$

Exceptions:

Integer overflow exception

SUBU

Subtract Unsigned

SUBU

31	26	25	21	20	16	15		11	10	6	5	0
	SPECIAL 000000	rs		rt			rd		0 0	0 0 0 0		SUBU 1 0 0 0 1 1
	6	5		5	'		5			5		6

Format:

SUBU rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result.

The result is placed into general register *rd*.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the SUB instruction is that SUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

Operation:

32 T: GPR[rd] \leftarrow GPR[rs] – GPR[rt] 64 T: temp \leftarrow GPR[rs] - GPR[rt] GPR[rd] \leftarrow (temp₃₁)³² II temp_{31...0}

Exceptions:

SW

Store Word

SW

31 26	25 21	20 16	15	0
SW 101011	base	rt	offset	
6	5	5	16	

Format:

SW rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address.

If either of the two least-significant bits of the effective address are non-zero, an address error exception occurs.

Operation:

Exceptions:

TLB refill exception TLB modification exception Address error exception TLB invalid exception Bus error exception

SWCz Store Word From Coprocessor SWCz

31	26	25	21 20	16	15 0
	SWCz 1 1 1 0 x x*	base		rt	offset
	6	5		5	16

Format:

SWCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. Coprocessor unit *z* sources a word, which the processor writes to the addressed memory location.

The data to be stored is defined by individual coprocessor specifications.

This instruction is not valid for use with CP0.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

Operation:

-	
32 T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE-13} (pAddr ₂₀ xor (ReverseEndian 0 ²) byte ← vAddr ₂₀ xor (BigEndianCPU 0 ²) data ← COPzSW (byte, rt) StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
64 T:	vAddr ← ((offset ₁₅) ⁴⁸ II offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE-13} II (pAddr ₂₀ xor (ReverseEndian II 0 ²) byte ← vAddr ₂₀ xor (BigEndianCPU II 0 ²) data ← COPzSW (byte,rt) StoreMemory (uncached, WORD, data, pAddr, vAddr DATA)

*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

SWCz


Store Word From Coprocessor (Continued)

SWCz

Exceptions:

TLB refill exception
TLB invalid exception
TLB modification exception
Bus error exception
Address error exception
Coprocessor unusable exception

Opcode Bit Encoding:



SWL **SWL Store Word Left** 21 20 31 26 25 16 15 offset

rt

5

Format:

SWL

101010 6

SWL rt, offset(base)

base

5

Description:


This instruction can be used with the SWR instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a word boundary. SWL stores the left portion of the register into the appropriate part of the high-order word of memory; SWR stores the right portion of the register into the appropriate part of the low-order word.

16

The SWL instruction adds its sign-extended 16-bit offset to the contents of general register base to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

No address exceptions due to alignment are possible.



SWL

Store Word Left (Continued)

SWL

Operation:

```
T: vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15...0}) + GPR[base]
32
                 (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                 pAddr \leftarrow pAddr_{PSIZE - 1...3} II (pAddr_{2...0} xor ReverseEndian^3)
                 If BigEndianMem = 0 then
                      pAddr \leftarrow pAddr<sub>31 2</sub> II 0<sup>2</sup>
                 endif
                 byte \leftarrow vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
                 if (vAddr<sub>2</sub> xor BigEndianCPU) = 0 then
                      data \leftarrow 0^{32} \parallel 0^{24-8*byte} \parallel GPR[rt]_{31...24-8*byte}
                 else
                      data ← 0<sup>24-8*byte</sup> II GPR[rt]<sub>31...24-8*byte</sub> II 0<sup>32</sup>
                 Storememory (uncached, byte, data, pAddr, vAddr, DATA)
           T: vAddr \leftarrow ((offset_{15})^{48} | I offset_{15...0}) + GPR[base]
64
                 (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                 pAddr ← pAddr<sub>PSIZE - 1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
                 If BigEndianMem = 0 then
                      pAddr \leftarrow pAddr<sub>31 2</sub> II 0<sup>2</sup>
                 endif
                 byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
                 if (vAddr_2 xor BigEndianCPU) = 0 then
                      data \leftarrow 0^{32} \text{ II } 0^{24-8*\text{byte}} \text{ II GPR[rt]}_{31...24-8*\text{byte}}
                 else
                      data \leftarrow 0^{24-8*byte} II GPR[rt]<sub>31...24-8*byte</sub> II 0^{32}
                 StoreMemory(uncached, byte, data, pAddr, vAddr, DATA)
```

SWL

Store Word Left (Continued)

SWL

Given a doubleword in a register and a doubleword in memory, the operation of SWL is as follows:

SWL									
Register	Α	В	С	D	Е	F	G	Н	
Memory	I	J	K	L	М	N	0	Р	

	BigEndianC	PU = 0			BigEndian	CPU =	1	
			offs	set			off	set
vAddr ₂₀	destination	type	LEM	BEM	destination	type	LEM	BEM
0	IJKLMNOE	0	0	7	E F G H M N O P	3	4	0
1	IJKLMNEF	1	0	6	I E F G M N O P	2	4	1
2	IJKLMEFG	2	0	5	IJEFMNOP	1	4	2
3	IJKLEFGH	3	0	4	IJKEMNOP	0	4	3
4	IJKEMNOP	0	4	3	IJKLEFGH	3	0	4
5	IJEFMNOP	1	4	2	IJKLMEFG	2	0	5
6	I E F G M N O P	2	4	1	IJKLMNEF	1	0	6
7	EFGHMNOP	3	4	0	IJKLMNOE	0	0	7

 $\begin{array}{ll} \textit{LEM} & \text{Little-endian memory (BigEndianMem} = 0) \\ \textit{BEM} & \text{BigEndianMem} = 1 \\ \textit{Type} & \text{AccessType (see Table 2-1) sent to memory} \\ \textit{Offset} & \text{pAddr}_{2...0} \text{ sent to memory} \\ \end{array}$


Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

SWR

Store Word Right

SWR



Format:

SWR rt, offset(base)


Description:

This instruction can be used with the SWL instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a boundary between two words. SWR stores the right portion of the register into the appropriate part of the low-order word; SWL stores the left portion of the register into the appropriate part of the low-order word of memory.

The SWR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant (rightmost) byte of the register and copies it to the specified byte in memory; then copies bytes from register to memory until it reaches the high-order byte of the word in memory.

No address exceptions due to alignment are possible.



SWR

Store Word Right (Continued)

SWR

Operation:

```
T: vAddr \leftarrow ((offset_{15})^{16} II offset_{15...0}) + GPR[base]
32
                 (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                 pAddr ← pAddr<sub>PSIZE - 1...3</sub> II (pAddr<sub>2...0</sub> xor ReverseEndian<sup>3</sup>)
                 If BigEndianMem = 0 then
                       pAddr \leftarrow pAddr_{31...2} \parallel 0^2
                 endif
                 byte \leftarrow vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
                 if (vAddr<sub>2</sub> xor BigEndianCPU) = 0 then
                       data \leftarrow 0^{32} || GPR[rt]<sub>31-8*bvte...0</sub> || 0^{8*byte}
                 else
                       \mathsf{data} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{31\text{-}8^\star\mathsf{byte}\dots 0} \sqcap 0^{8^\star\mathsf{byte}} \sqcap 0^{32}
                 Storememory (uncached, WORD-byte, data, pAddr, vAddr, DATA)
           T: vAddr \leftarrow ((offset_{15})^{48} II offset_{15...0}) + GPR[base]
64
                 (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                 pAddr \leftarrow pAddr_{PSIZE-1...3} II (pAddr_{2...0} xor ReverseEndian^3)
                 If BigEndianMem = 0 then
                       pAddr \leftarrow pAddr<sub>31...2</sub> II 0<sup>2</sup>
                 endif
                 byte \leftarrow vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
                 if (vAddr<sub>2</sub> xor BigEndianCPU) = 0 then
                       data \leftarrow 0^{32} II GPR[rt]<sub>31-8*byte...0</sub> II 0^{8*byte}
                 else
                       \mathsf{data} \leftarrow \mathsf{GPR}[\mathsf{rt}]_{31\text{-}8^*\mathsf{byte}\dots 0} \sqcap 0^{8^*\mathsf{byte}} \sqcap 0^{32}
                 StoreMemory(uncached, WORD-byte, data, pAddr, vAddr, DATA)
```

SWR

Store Word Right (Continued)

SWR

Given a doubleword in a register and a doubleword in memory, the operation of SWR is as follows:

SWR									
Register	Α	В	С	D	Е	F	G	Н	
Memory	I	J	K	L	М	N	0	Р	

	BigEndianCPU = 0				BigEndianC	PU =	1		
l				t			off	offset	
vAddr ₂₀	destination	type	LEM BI	EM	destination	type	LEM	BEM	
0	IJKLEFGH	3	0 4	1	HJKLMNOP	0	7	0	
1	IJKLFGHP	2	1 4	1	GHKLMNOP	1	6	0	
2	IJKLGHOP	1	2 4	1	FGHLMNOP	2	5	0	
3	IJKLHNOP	0	3 4	1	EFGHMNOP	3	4	0	
4	EFGHMNOP	3	4 0)	IJKLHNOP	0	3	4	
5	FGHLMNOP	2	5 0)	IJKLGHOP	1	2	4	
6	GHKLMNOP	1	6 0)	IJKLFGHP	2	1	4	
7	HJKLMNOP	0	7 0)	IJKLEFGH	3	0	4	

LEM Little-endian memory (BigEndianMem = 0)
BEM BigEndianMem = 1

Type AccessType (see Table 2-1) sent to memory

Offset pAddr_{2...0} sent to memory

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception

Address error exception

SYNC

Synchronize

SYNC

31 26	25	6	5	0
SPECIAL 000000	0000 0000 0000 0000 0000		SYN 0 0 1	
6	20		6	

Format:

SYNC

Description:

The SYNC instruction ensures that any loads and stores fetched *prior to* the present instruction are completed before any loads or stores *after* this instruction are allowed to start. Use of the SYNC instruction to serialize certain memory references may be required in a multiprocessor environment for proper synchronization. For example:

Processor A		F	Processor B	
SW	R1, DATA	1:	LW	R2, FLAG
LI	R2, 1		BEQ	R2, R0, 1B
SYNC			NOP	
SW	R2, FLAG		SYNC	
			LW	R1, DATA

The SYNC in processor A prevents DATA being written after FLAG, which could cause processor B to read stale data. The SYNC in processor B prevents DATA from being read before FLAG, which could likewise result in reading stale data. For processors which only execute loads and stores in order, with respect to shared memory, this instruction is a NOP.

LL and SC instructions implicitly perform a SYNC.

This instruction is allowed in User mode.

Operation:


32, 64 T:	SyncOperation()	
-----------	-----------------	--

Exceptions:

SYSCALL

System Call

SYSCALL



Format:

SYSCALL

Description:

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: SystemCallException

Exceptions:

System Call exception

TEQ

Trap If Equal

TEQ

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	code	TEQ 1 1 0 1 0 0
6	5	5	10	6

Format:

TEQ rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. If the contents of general register *rs* are equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

Exceptions:

TEQI

Trap If Equal Immediate

TEQI

31	26	25 2	21 20 16	0
	REGIMM 00001	rs	TEQI 0 1 1 0 0	immediate
	6	5	5	16

Format:

TEQI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

Exceptions:

TGE Trap If Greater Than Or Equal TGE

31 26	25 21	20 16	15 6	5 (0
SPECIAL 0 0 0 0 0 0	rs	rt	code	TGE 1 1 0 0 0 0	
6	5	5	10	6	_

Format:

TGE rs, rt

Description:

The contents of general register rt are compared to the contents of general register rs. Considering both quantities as signed integers, if the contents of general register rs are greater than or equal to the contents of general register rt, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR[rs] ≥ GPR[rt] then

TrapException

endif

Exceptions:

TGEI Trap If Greater Than Or Equal Immediate TGEI

31 26	25 2	1 20 16	5 15 0
REGIMM 0 0 0 0 0 1	rs	TGEI 0 1 0 0 0	immediate
6	5	5	16

Format:

TGEI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T: if GPR[rs] ≥ (immediate ₁₅) ¹⁶ II immediate ₁₅₀ then TrapException endif
64	T: if GPR[rs] ≥ (immediate ₁₅) ⁴⁸ II immediate ₁₅₀ then TrapException endif

Exceptions:

TGEIU

Trap If Greater Than Or Equal Immediate Unsigned

TGEIU

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	TGEIU 0 1 0 0 1	immediate
6	5	5	16

Format:

TGEIU rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T: if (0 II GPR[rs]) \geq (0 II (immediate ₁₅) ¹⁶ II immediate ₁₅₀) then TrapException endif
64	T: if (0 GPR[rs]) \geq (0 (immediate ₁₅) ⁴⁸ immediate ₁₅₀) then TrapException endif

Exceptions:

TGEU Trap If Greater Than Or Equal Unsigned TGEU

31 26	25 2 ⁻	1 20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	code	TGEU 1 1 0 0 0 1
6	5	5	10	6

Format:

TGEU rs, rt

Description:

The contents of general register rt are compared to the contents of general register rs. Considering both quantities as unsigned integers, if the contents of general register rs are greater than or equal to the contents of general register rt, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

T: if (0 II GPR[rs]) \geq (0 II GPR[rt]) then TrapException endif

Exceptions:

TLBP Probe TLB For Matching Entry TLBP

31 26	25	24		6	5	0
COP0 0 1 0 0 0 0	CO 1		000 0000 0000 0000 0000			LBP 1 0 0 0
6	1		19			6

Format:

TLBP

Description:

The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set.

The architecture does not specify the operation of memory references associated with the instruction immediately after a TLBP instruction, nor is the operation specified if more than one TLB entry matches.

Operation:

```
Index← 1 II 0<sup>25</sup> II undefined<sup>6</sup>
         T:
32
                  for i in 0...TLBEntries-1
                       if (TLB[i]_{95...77} = EntryHi_{31...12}) and (TLB[i]_{76} or
                        (TLB[i]_{71...64} = EntryHi_{7...0})) then
                             Index \leftarrow 0^{26} \text{ II i}_{5...0}
                        endif
                  endfor
                  Index← 1 II 0 <sup>25</sup> II undefined<sup>6</sup>
64
         T:
                  for i in 0...TLBEntries-1
                       if (TLB[i]_{167...141} and not (0^{15} II TLB[i]_{216...205}))
                        = EntryHi<sub>39...13</sub>) and not (0^{15} \text{ II TLB}[i]_{216...205})) and
                        (TLB[i]_{140} \text{ or } (TLB[i]_{135...128} = EntryHi_{7...0})) \text{ then}
                              Index \leftarrow 0^{26} \text{ II i}_{5,0}
                        endif
                  endfor
```

Exceptions:

TLBR

Read Indexed TLB Entry

TLBR

31	26	25	24		6	5	0
COP0 0 1 0 0 0		CO 1		000 0000 0000 0000 0000		TLB 0 0 0 0	
6		1		19		6	<u> </u>

Format:

TLBR

Description:

The *G* bit (which controls ASID matching) read from the TLB is written into both of the *EntryLo0* and *EntryLo1* registers.

The *EntryHi* and *EntryLo* registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB *Index* register. The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.

Operation:

32	T: PageMask \leftarrow TLB[Index ₅₀] ₁₂₇₉₆ EntryHi \leftarrow TLB[Index ₅₀] ₉₅₆₄ and not TLB[Index ₅₀] ₁₂₇₉₆ EntryLo1 \leftarrow TLB[Index ₅₀] ₆₃₃₂ EntryLo0 \leftarrow TLB[Index ₅₀] ₃₁₀
64	T: PageMask \leftarrow TLB[Index ₅₀] ₂₅₅₁₉₂ EntryHi \leftarrow TLB[Index ₅₀] ₁₉₁₁₂₈ and not TLB[Index ₅₀] ₂₅₅₁₉₂ EntryLo1 \leftarrow TLB[Index ₅₀] ₁₂₇₆₅ II TLB[Index ₅₀] ₁₄₀ EntryLo0 \leftarrow TLB[Index ₅₀] ₆₃₁ II TLB[Index ₅₀] ₁₄₀

Exceptions:

TLBWI

Write Indexed TLB Entry

TLBWI

31	26	25	24	6	5 0
COP0 0 1 0 0 0	0	CO 1	000 0000 0000 0000 0000		TLBWI 0 0 0 0 1 0
6		1	19		6

Format:

TLBWI

Description:

The *G* bit of the TLB is written with the logical AND of the *G* bits in the *EntryLo0* and *EntryLo1* registers.

The TLB entry pointed at by the contents of the TLB *Index* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.

Operation:

32, 64T: $TLB[Index_{5...0}] \leftarrow$

PageMask II (EntryHi and not PageMask) II EntryLo1 II EntryLo0

Exceptions:

TLBWR Write Random TLB Entry TLBWR

31	26	25	24		6	5	0
COP0 0 1 0 0 0		CO 1		000 0000 0000 0000 0000			BWR 110
6		1		19			6

Format:

TLBWR

Description:

The *G* bit of the TLB is written with the logical AND of the *G* bits in the *EntryLo0* and *EntryLo1* registers.

The TLB entry pointed at by the contents of the TLB *Random* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

Operation:

32, 64T: $TLB[Random_{5...0}] \leftarrow$

PageMask II (EntryHi and not PageMask) II EntryLo1 II EntryLo0

Exceptions:

TLT

Trap If Less Than

TLT

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	code	TLT 1 1 0 0 1 0
6	5	5	10	6

Format:

TLT rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR[rs] < GPR[rt] then
TrapException
endif

Exceptions:

TLTI

Trap If Less Than Immediate

TLTI

31 26	25 21	20 16	15 0)
REGIMM 0 0 0 0 0 1	rs	TLTI 0 1 0 1 0	immediate	
6	5	5	16	

Format:

TLTI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T: if GPR[rs] < (immediate ₁₅) ¹⁶ II immediate ₁₅₀ then TrapException endif
64	T: if GPR[rs] < (immediate ₁₅) ⁴⁸ II immediate ₁₅₀ then TrapException endif

Exceptions:

TLTIU Trap If Less Than Immediate Unsigned TLTIU

31	26	25	21	20	16	15	0
	GIMM 0 0 1	rs		TLTIU 0 1 0 1	1	immediate	
	6	5		5		16	

Format:

TLTIU rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T: if (0 GPR[rs]) < (0 (immediate ₁₅) ¹⁶ immediate ₁₅₀) then TrapException endif
64	T: if (0 II GPR[rs]) < (0 II (immediate ₁₅) 48 II immediate ₁₅₀) then TrapException endif

Exceptions:

TLTU

Trap If Less Than Unsigned

TLTU

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	code	TLTU 1 1 0 0 1 1
6	5	5	10	6

Format:

TLTU rs, rt

Description:

The contents of general register rt are compared to general register rs. Considering both quantities as unsigned integers, if the contents of general register rs are less than the contents of general register rt, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64T: if (0 | GPR[rs]) < (0 | GPR[rt]) then

TrapException

endif

Exceptions:

TNE

Trap If Not Equal

TNE

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	code	TNE 1 1 0 1 1 0
6	5	5	10	6

Format:

TNE rs, rt

Description:

The contents of general register rt are compared to general register rs. If the contents of general register rs are not equal to the contents of general register rt, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64T: if $GPR[rs] \neq GPR[rt]$ then

TrapException

endif

Exceptions:

TNEI

Trap If Not Equal Immediate

TNEI

31	26	25	21	20 16	15 C)
	GIMM 0 0 0 1	rs		TNEI 0 1 1 1 0	immediate	
	6	5		5	16	•

Format:

TNEI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are not equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

Exceptions:

XOR

Exclusive Or

XOR

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	XOR 100110
6	5	5	5	5	6

Format:

XOR rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical exclusive OR operation.

The result is placed into general register *rd*.

Operation:

32, 64 T: $GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$

Exceptions:

XORI

Exclusive OR Immediate

XORI

31 26	25 21	20 16	15 0)
XORI 0 0 1 1 1 0	rs	rt	immediate	
6	5	5	16	_

Format:

XORI rt, rs, immediate

Description:

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical exclusive OR operation.

The result is placed into general register *rt*.

Operation:

32 T: GPR[rt] \leftarrow GPR[rs] xor (0¹⁶ II immediate)

64 T: $GPR[rt] \leftarrow GPR[rs] \times (0^{48} \text{ II immediate})$

Exceptions:

CPU Instruction Opcode Bit Encoding

The remainder of this Appendix presents the opcode bit encoding for the CPU instruction set (ISA and extensions), as implemented by the R4000. Figure A-2 lists the R4000 Opcode Bit Encoding.




Figure A-2 R4000 Opcode Bit Encoding

	1816			COI	Pz rt			
2019	0	1	2	3	4	5	6	7
0	BCF	BCT	BCFL	BCTL	γ	γ	γ	γ
1	γ	γ	γ	γ	γ	γ	γ	γ
2	γ	γ	γ	γ	γ	γ	γ	γ
3	γ	γ	γ	γ	γ	γ	γ	γ
					_			
	2 0			CP0 Funct	ion			
5 3	0	1	2	3	4	5	6	7
0	ф	TLBR	TLBWI	ф	ф	ф	TLBWR	ф
1	TLBP	ф	ф	φ	ф	ф	ф	ф
2	w	φ	ф	ф	ф	φ	ф	ф
3	ERET χ	φ	ф	ф	ф	φ	ф	φ
0	ф	ф	ф	ф	ф	φ	ф	ф
1	ф	ф	ф	ф	ф	φ	ф	ф
2	ф	ф	ф	ф	ф	φ	ф	ф
3	ф	ф	ф	ф	ф	ф	ф	ф

Figure A-2 (cont.) R4000 Opcode Bit Encoding

Key:

- * Operation codes marked with an asterisk cause reserved instruction exceptions in all current implementations and are reserved for future versions of the architecture.
- γ Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture.
- δ Operation codes marked with a delta are valid only for R4000 processors with CP0 enabled, and cause a reserved instruction exception on other processors.
- φ Operation codes marked with a phi are invalid but do not cause reserved instruction exceptions in R4000 implementations.
- ξ Operation codes marked with a xi cause a reserved instruction exception on R4000 processors.
- χ Operation codes marked with a chi are valid only on R4000.
- ε Operation codes marked with epsilon are valid when the processor is operating either in the Kernel mode or in the 64-bit non-Kernel (User or Supervisor) mode. These instructions cause a reserved instruction exception if 64-bit operation is not enabled in User or Supervisor mode.

FPU Instruction Set Details

B

This appendix provides a detailed description of each floating-point unit (FPU) instruction (refer to Appendix A for a detailed description of the CPU instructions). The instructions are listed alphabetically, and any exceptions that may occur due to the execution of each instruction are listed after the description of each instruction. Descriptions of the immediate causes and the manner of handling exceptions are omitted from the instruction descriptions in this appendix (refer to Chapter 7 for detailed descriptions of floating-point exceptions and handling).

Figure B-3 at the end of this appendix lists the entire bit encoding for the constant fields of the floating-point instruction set; the bit encoding for each instruction is included with that individual instruction.

B.1 Instruction Formats

There are three basic instruction format types:

- I-Type, or Immediate instructions, which include load and store operations
- M-Type, or Move instructions
- R-Type, or Register instructions, which include the twoand three-register floating-point operations.

The instruction description subsections that follow show how these three basic instruction formats are used by:

- Load and store instructions
- Move instructions
- Floating-Point computational instructions
- Floating-Point branch instructions

Floating-point instructions are mapped onto the MIPS coprocessor instructions, defining coprocessor unit number one (CP1) as the floating-point unit.

Each operation is valid only for certain formats. Implementations may support some of these formats and operations through emulation, but they only need to support combinations that are valid (marked V in Table B-1). Combinations marked R in Table B-1 are not currently specified by this architecture, and cause an unimplemented operation trap. They will be available for future extensions to the architecture.

Table B-1 Valid FPU Instruction Formats

0	Source Format							
Operation	Single	Double	Word	Longword				
ADD	V	V	R	R				
SUB	V	V	R	R				
MUL	V	V	R	R				
DIV	V	V	R	R				
SQRT	V	V	R	R				
ABS	V	V	R	R				
MOV	V	V						
NEG	V	V	R	R				
TRUNC.L	V	V						
ROUND.L	V	V						
CEIL.L	V	V						
FLOOR.L	V	V						
TRUNC.W	V	V						
ROUND.W	V	V						
CEIL.W	V	V						
FLOOR.W	V	V						
CVT.S		V	V	V				
CVT.D	V		V	V				
CVT.W	V	V						
CVT.L	V	V						
С	V	V	R	R				

The coprocessor branch on condition true/false instructions can be used to logically negate any predicate. Thus, the 32 possible conditions require only 16 distinct comparisons, as shown in Table B-2 below.

Table B-2 Logical Negation of Predicates by Condition True/False

Condition					Invalid		
Mnemonic True False		Code	Greater Than	Less Than	Equal	Unordered	Operation Exception If Unordered
F	T	0	F	F	F	F	No
UN	OR	1	F	F	F	Т	No
EQ	NEQ	2	F	F	Т	F	No
UEQ	OGL	3	F	F	Т	Т	No
OLT	UGE	4	F	Т	F	F	No
ULT	OGE	5	F	Т	F	Т	No
OLE	UGT	6	F	Т	Т	F	No
ULE	OGT	7	F	Т	Т	Т	No
SF	ST	8	F	F	F	F	Yes
NGLE	GLE	9	F	F	F	Т	Yes
SEQ	SNE	10	F	F	Т	F	Yes
NGL	GL	11	F	F	Т	Т	Yes
LT	NLT	12	F	Т	F	F	Yes
NGE	GE	13	F	Т	F	Т	Yes
LE	NLE	14	F	Т	Т	F	Yes
NGT	GT	15	F	Т	Т	Т	Yes

Floating-Point Loads, Stores, and Moves

All movement of data between the floating-point coprocessor and memory is accomplished by coprocessor load and store operations, which reference the floating-point coprocessor *General Purpose* registers. These operations are unformatted; no format conversions are performed and, therefore, no floating-point exceptions can occur due to these operations.

Data may also be directly moved between the floating-point coprocessor and the processor by *move to coprocessor* and *move from coprocessor* instructions. Like the floating-point load and store operations, move to/from operations perform no format conversions and never cause floating-point exceptions.

An additional pair of coprocessor registers are available, called *Floating-Point Control* registers for which the only data movement operations supported are moves to and from processor *General Purpose* registers.

Floating-Point Operations

The floating-point unit operation set includes:

- floating-point add
- floating-point subtract
- floating-point multiply
- floating-point divide
- floating-point square root
- convert between fixed-point and floating-point formats
- convert between floating-point formats
- floating-point compare

These operations satisfy the requirements of IEEE Standard 754 requirements for accuracy. Specifically, these operations obtain a result which is identical to an infinite-precision result rounded to the specified format, using the current rounding mode.

Instructions must specify the format of their operands. Except for conversion functions, mixed-format operations are not provided.

B.2 Instruction Notation Conventions

In this appendix, all variable subfields in an instruction format (such as *fs*, *ft*, *immediate*, and so on) are shown in lower-case. The instruction name (such as ADD, SUB, and so on) is shown in upper-case.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

In some instructions, the instruction subfields op and function can have constant 6-bit values. When reference is made to these instructions, upper-case mnemonics are used. For instance, in the floating-point ADD instruction we use op = COP1 and function = ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper and lower case characters. Bit encodings for mnemonics are shown in Figure B-3 at the end of this appendix, and are also included with each individual instruction.

In the instruction description examples that follow, the *Operation* section describes the operation performed by each instruction using a high-level language notation.

Instruction Notation Examples

The following examples illustrate the application of some of the instruction notation conventions:

Example #1:

GPR[rt] ← immediate II 0¹⁶

Sixteen zero bits are concatenated with an immediate value (typically 16 bits), and the 32-bit string (with the lower 16 bits set to zero) is assigned to General Purpose Register *rt*.

Example #2:

(immediate₁₅)¹⁶ II immediate_{15...0}

Bit 15 (the sign bit) of an immediate value is extended for 16 bit positions, and the result is concatenated with bits 15 through 0 of the immediate value to form a 32-bit sign extended value.

B.3 Load and Store Instructions

In the R4000 implementation, the instruction immediately following a load may use the contents of the register being loaded. In such cases, the hardware *interlocks*, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

The behavior of the load store instructions is dependent on the width of the *FGR*s.

- When the *FR* bit in the *Status* register equals zero, the *Floating-Point General* registers (*FGRs*) are 32-bits wide.
- When the FR bit in the Status register equals one, the Floating-Point General registers (FGRs) are 64-bits wide.

In the load and store operation descriptions, the functions listed in Table B-3 are used to summarize the handling of virtual addresses and physical memory.

Table B-3 Load and Store Common Functions

Function	Meaning
AddressTranslation	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the required translation is not present in the TLB.
LoadMemory	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache.
StoreMemory	Uses the cache, write buffer, and main memory to store the word or part of word specified as data in the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word should be stored.

Figure B-1 shows the I-Type instruction format used by load and store operations.

I-Type (Immediate)




Figure B-1 Load and Store Instruction Format

All coprocessor loads and stores reference aligned data items. Thus, for word loads and stores, the access type field is always WORD, and the low-order two bits of the address must always be zero.

For doubleword loads and stores, the access type field is always DOUBLEWORD, and the low-order three bits of the address must always be zero.

Regardless of byte-numbering order (endianness), the address specifies that byte which has the smallest byte-address in the addressed field. For a big-endian machine, this is the leftmost byte; for a little-endian machine, this is the rightmost byte.

B.4 Computational Instructions

Computational instructions include all of the arithmetic floating-point operations performed by the FPU.

Figure B-2 shows the R-Type instruction format used for computational operations.

R-Type (Register)




Figure B-2 Computational Instruction Format

The *function* field indicates the floating-point operation to be performed.

Each floating-point instruction can be applied to a number of operand *formats*. The operand format for an instruction is specified by the 5-bit *format* field; decoding for this field is shown in Table B-4.

Code	Mnemonic	Size	Format			
16	S	single	Binary floating-point			
17	D	double	Binary floating-point			
18	Reserved					
19		Rese	rved			
20	W	single	32-bit binary fixed-point			
21	L	longword	64-bit binary fixed-point			
22–31	Reserved					

Table B-4 Format Field Decoding

Table B-5 lists all floating-point instructions.

Table B-5 Floating-Point Instructions and Operations

Code (5: 0)	Mnemonic	Operation
0	ADD	Add
1	SUB	Subtract
2	MUL	Multiply
3	DIV	Divide
4	SQRT	Square root
5	ABS	Absolute value
6	MOV	Move
7	NEG	Negate
8	ROUND.L	Convert to 64-bit (long) fixed-point, rounded to nearest/even
9	TRUNC.L	Convert to 64-bit (long) fixed-point, rounded toward zero
10	CEIL.L	Convert to 64-bit (long) fixed-point, rounded to +∞
11	FLOOR.L	Convert to 64-bit (long) fixed-point, rounded to -∞
12	ROUND.W	Convert to single fixed-point, rounded to nearest/even
13	TRUNC.W	Convert to single fixed-point, rounded toward zero
14	CEIL.W	Convert to single fixed-point, rounded to + ∞
15	FLOOR.W	Convert to single fixed-point, rounded to – ∞
16–31	_	Reserved
32	CVT.S	Convert to single floating-point
33	CVT.D	Convert to double floating-point
34	_	Reserved
35	_	Reserved
36	CVT.W	Convert to 32-bit binary fixed-point
37	CVT.L	Convert to 64-bit (long) binary fixed-point
38–47	_	Reserved
48-63	С	Floating-point compare

B-10

In the following pages, the notation *FGR* refers to the 32 *General Purpose* registers *FGR0* through *FGR31* of the FPU, and *FPR* refers to the floating-point registers of the FPU.

- When the *FR* bit in the *Status* register (SR(26)) equals zero, only the even floating-point registers are valid and the 32 *General Purpose* registers of the FPU are 32-bits wide.
- When the *FR* bit in the *Status* register (SR(26)) equals one, both odd and even floating-point registers may be used and the 32 *General Purpose* registers of the FPU are 64-bits wide.

The following routines are used in the description of the floating-point operations to retrieve the value of an FPR or to change the value of an FGR:

```
value ← ValueFPR(fpr,fmt)
 if SR_{26} = 1 then /* 64-bit wide FGRs */
      case fmt of
          S, W:
               value \leftarrow FGR[fpr]<sub>31...0</sub>
               return
          D. L:
               value ← FGR[fpr]
               return
      endcase
 elseif fpr<sub>0</sub> = 0 then /* valid specifier, 32-bit wide FGRs */
      case fmt of
          S, W:
              value ← FGR[fpr]
               return
          D, L:
               value ← FGR[fpr+1] II FGR[fpr]
               return
      endcase
 else /* undefined result for odd 32-bit reg #s */
      value ← undefined
 endif
```

```
StoreFPR(fpr, fmt, value)
 if SR_{26} = 1 then /* 64-bit wide FGRs */
     case fmt of
          S, W:
              FGR[fpr] ← undefined<sup>32</sup> II value
              return
          D, L:
              FGR[fpr] ← value
              return
     endcase
 elseif fpr_0 = 0 then /* valid specifier, 32-bit wide FGRs */
     case fmt of
          S, W:
              FGR[fpr+1] \leftarrow undefined
              FGR[fpr] ← value
              return
          D, L:
              FGR[fpr+1] \leftarrow value_{63...32}
              FGR[fpr] \leftarrow value_{31...0}
              return
      endcase
 else /* undefined result for odd 32-bit reg #s */
      undefined_result
 endif
```

ABS.fmt

Floating-Point Absolute Value

ABS.fmt

31	26	25	21	20	16	15	11	10	6	5	0
COP1 0 1 0 0 0	1	fmt		0 0	0 0 0 0		fs		fd	ABS 0 0 0 1 0 -	1
6		5			5		5		5	6	

Format:

ABS.fmt fd, fs

Description:

The contents of the FPU register specified by *f*s are interpreted in the specified format and the arithmetic absolute value is taken. The result is placed in the floating-point register specified by *fd*.

The absolute value operation is arithmetic; a NaN operand signals invalid operation.

This instruction is valid only for single- and double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor unusable exception Coprocessor exception trap

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception

ADD.fmt

Floating-Point Add

ADD.fmt

31	26	25 21	20 16	3 15	11 10	6 5 0
COP1 0 1 0 0 0	1	fmt	ft	fs	fd	ADD 0 0 0 0 0
6		5	5	5	5	6

Format:

ADD.fmt fd, fs, ft

Description:

The contents of the FPU registers specified by fs and ft are interpreted in the specified format and arithmetically added. The result is rounded as if calculated to infinite precision and then rounded to the specified format (fint), according to the current rounding mode. The result is placed in the floating-point register (FPR) specified by fd.

This instruction is valid only for single- and double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) + ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

BC1F

Branch On FPA False (Coprocessor 1)

BC1F

31 26	25 2	1 20 16 1	15 0)
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCF 00000	offset	
6	5	5	16	-

Format:

BC1F offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is false (zero), the program branches to the target address, with a delay of one instruction.

There must be at least one instruction between C.cond.fmt and BC1F.

Operation:

32	T–1: T: T+1:	condition \leftarrow not COC[1] target \leftarrow (offset ₁₅) ¹⁴ II offset II 0 ² if condition then PC \leftarrow PC + target endif
64	T–1: T: T+1:	condition \leftarrow not COC[1] target \leftarrow (offset ₁₅) ⁴⁶ II offset II 0 ² if condition then PC \leftarrow PC + target endif

Exceptions:

BC1FL

Branch On FPU False Likely (Coprocessor 1)

BC1FL

31 26	25 2	1 20 16 ·	15 0
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCFL 0 0 0 1 0	offset
6	5	5	16

Format:

BC1FL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is false (zero), the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

There must be at least one instruction between C.cond.fmt and BC1FL.

Operation:

```
T-1:
                    condition ← not COC[1]
32
                    target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2
          T:
          T+1:
                    if condition then
                         PC ← PC + target
                    else
                         NullifyCurrentInstruction
                    endif
64
          T-1:
                    condition ← not COC[1]
                    target \leftarrow (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup>
          T:
                    if condition then
          T+1:
                          PC ← PC + target
                    else
                         NullifyCurrentInstruction
                    endif
```

Exceptions:

BC1T

Branch On FPU True (Coprocessor 1)

BC1T

31 26	25 2 ⁻	1 20 16	3 15 0
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCT 0 0 0 0 1	offset
6	5	5	16

Format:

BC1T offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is true (one), the program branches to the target address, with a delay of one instruction.

There must be at least one instruction between C.cond.fmt and BC1T.

Operation:

Exceptions:

BC1TL

Branch On FPU True Likely (Coprocessor 1)

BC1TL

31 26	25 2·	1 20 16	3 15	0
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCTL 0 0 0 1 1	offset	
6	5	5	16	

Format:

BC1TL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is true (one), the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

There must be at least one instruction between C.cond.fmt and BC1TL.

Operation:

```
32
           T-1:
                      condition \leftarrow COC[1]
                      target \leftarrow (offset<sub>15</sub>)<sup>14</sup> || offset || 0<sup>2</sup>
           T:
           T+1:
                      if condition then
                            PC ← PC + target
                      else
                            NullifyCurrentInstruction
           T-1:
                      condition \leftarrow COC[1]
64
                      target \leftarrow (offset<sub>15</sub>)<sup>46</sup> || offset || 0<sup>2</sup>
           T:
           T+1:
                      if condition then
                            PC ← PC + target
                            NullifyCurrentInstruction
                      endif
```

Exceptions:

C.cond.fmt

Floating-Point Compare

C.cond.fmt

31 26	25 21	20 16	15 11	10 6	5 4	3 0
COP1 0 1 0 0 0 1	fmt	ft	fs	0	FC*	cond*
6	5	5	5	5	2	4

Format:

C.cond.fmt fs, ft

Description:

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified format, *fmt*, and arithmetically compared.

A result is determined based on the comparison and the conditions specified in the *cond* field. If one of the values is a Not a Number (NaN), and the high-order bit of the *cond* field is set, an invalid operation exception is taken. After a one-instruction delay, the condition is available for testing with branch on floating-point coprocessor condition instructions. There must be at least one instruction between the compare and the branch.

Comparisons are exact and can neither overflow nor underflow. Four mutually-exclusive relations are possible results: less than, equal, greater than, and unordered. The last case arises when one or both of the operands are NaN; every NaN compares unordered with everything, including itself.

Comparisons ignore the sign of zero, so +0 = -0.

This instruction is valid only for single- and double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

*See "FPU Instruction Opcode Bit Encoding" at the end of Appendix B.

C.cond.fmt

Floating-Point Compare (continued)

C.cond.fmt

Operation:

```
T:
         if NaN(ValueFPR(fs, fmt)) or NaN(ValueFPR(ft, fmt)) then
                  less ← false
                  equal ← false
                  unordered ← true
                  if cond<sub>3</sub> then
                       signal InvalidOperationException
                  endif
         else
                  less ← ValueFPR(fs, fmt) < ValueFPR(ft, fmt)
                  equal ← ValueFPR(fs, fmt) = ValueFPR(ft, fmt)
                  unordered ← false
         endif
         condition \leftarrow (cond<sub>2</sub> and less) or (cond<sub>1</sub> and equal) or
                          (cond<sub>0</sub> and unordered)
         FCR[31]_{23} \leftarrow condition
         COC[1] \leftarrow condition
```

Exceptions:

Coprocessor unusable Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception

CEIL.L.fmt

Floating-Point Ceiling to Long Fixed-Point Format

CEIL.L.fmt

31	26	25	21	20	16	15	11	1	0	6	5		0
COP1 01000	1		fmt	0 (0		fs		fd			CEIL.L 0 0 1 0 1 0	
6			5		5		5		5			6	

Format:

CEIL.L.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fint, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by fd.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $+\infty$ (2).

This instruction is valid only for conversion from single- or double-precision floating-point formats. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

CEIL.L.fmt

Floating-Point Ceiling to Long Fixed-Point Format (continued)

CEIL.L.fmt

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

CEIL.W.fmt

Floating-Point Ceiling to Single Fixed-Point Format

CEIL.W.fmt

31	26	25	21	20	16	15	11	10		6	5		0
COP1 01000	1		fmt	0 (0		fs		fd			CEIL.W 0 0 1 1 1 0	
6			5		5		5		5			6	

Format:

CEIL.W.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fint, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by fd.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $+\infty$ (2).

This instruction is valid only for conversion from a single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the Status register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the Status register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{31} –1 is returned.

CEIL.W.fmt

Floating-Point Ceiling to Single Fixed-Point Format (continued)

CEIL.W.fmt

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

CFC₁

Move Control Word From FPU (Coprocessor 1)

CFC₁

3	1 26	25 21	20 16	15 11	10	0
	COP1 0 1 0 0 0 1	CF 00010	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0	
	6	5	5	5	11	

Format:

CFC1 rt, fs

Description:

The contents of the FPU control register *fs* are loaded into general register *rt*.

This operation is only defined when fs equals 0 or 31.

The contents of general register *rt* are undefined for the instruction immediately following CFC1.

Operation:

32 T: temp
$$\leftarrow$$
 FCR[fs]
T+1: GPR[rt] \leftarrow temp
64 T: temp \leftarrow FCR[fs]
T+1: GPR[rt] \leftarrow (temp₃₁)³² II temp

Exceptions:

CTC1

Move Control Word To FPU (Coprocessor 1)

CTC1

31	26	25 2	1 20	16	15	11	10	0
0	COP1 1 0 0 0 1	CT 00110	rt	t	fs		0)
	6	5		5	5		11	

Format:

CTC1 rt, fs

Description:

The contents of general register *rt* are loaded into FPU control register *fs*. This operation is only defined when *fs* equals 0 or 31.

Writing to *Control Register 31*, the floating-point *Control/Status* register, causes an interrupt or exception if any cause bit and its corresponding enable bit are both set. The register will be written before the exception occurs. The contents of floating-point control register *fs* are undefined for the instruction immediately following CTC1.

Operation:

	T: T+1:	temp ← GPR[rt] FCR[fs] ← temp
64	T: T+1:	$COC[1] \leftarrow FCR[31]_{23}$ $temp \leftarrow GPR[rt]_{310}$ $FCR[fs] \leftarrow temp$ $COC[1] \leftarrow FCR[31]_{23}$

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Division by zero exception Inexact exception Overflow exception Underflow exception

CVT.D.fmt

Floating-Point Convert to Double Floating-Point Format

CVT.D.fmt

31 2	6 25	21	20	16	15	11	10	6	5	0
COP1 0 1 0 0 0 1	fmt		0 0	0 0 0 0		fs		fd	CVT.D 1 0 0 0 0 1	
6	5			5		5		5	6	_

Format:

CVT.D.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* is interpreted in the specified source format, *fint*, and arithmetically converted to the double binary floating-point format. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for conversions from single floating-point format, 32-bit or 64-bit fixed-point format.

If the single floating-point or single fixed-point format is specified, the operation is exact. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception
Unimplemented operation exception
Inexact exception
Overflow exception
Underflow exception

CVT.L.fmt

Floating-Point Convert to Long Fixed-Point Format

CVT.L.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0	fs	fd	CVT.L 1 0 0 1 0 1
6	5	5	5	5	6

Format:

CVT.L.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*. This instruction is valid only for conversions from single-or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} –1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

Operation:

T: StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception
Unimplemented operation exception
Inexact exception
Overflow exception

CVT.S.fmt

Floating-Point Convert to Single Floating-Point Format

CVT.S.fmt

31 2	6 25	1 20	16 15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0	fs	fd	CVT.S 100000
6	5	5	5	5	6

Format:

CVT.S.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fint*, and arithmetically converted to the single binary floating-point format. The result is placed in the floating-point register specified by *fd*. Rounding occurs according to the currently specified rounding mode.

This instruction is valid only for conversions from double floating-point format, or from 32-bit or 64-bit fixed-point format. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception
Unimplemented operation exception
Inexact exception
Overflow exception
Underflow exception

CVT.W.fmt

Floating-Point Convert to Fixed-Point Format

CVT.W.fmt

31	26	25	21	20	16	15		11	10	6	5		0
COP1		fr	nt	0 0	0		fs		f	d		CVT.W 1 0 0 1 0 0	
6		•	5	•	5		5			5		6	

Format:

CVT.W.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*. This instruction is valid only for conversion from a single-or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} –1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and 2^{31} –1 is returned.

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception
Unimplemented operation exception
Inexact exception
Overflow exception

DIV.fmt

Floating-Point Divide

DIV.fmt

]	31 26	25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	ft	fs	fd	DIV 0 0 0 0 1 1
	6	5	5	5	5	6

Format:

DIV.fmt fd, fs, ft

Description:

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and the value in the *fs* field is divided by the value in the *ft* field. The result is rounded as if calculated to infinite precision and then rounded to the specified format, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*.

This instruction is valid for only single or double precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt)/ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Division-by-zero exception Overflow exception Invalid operation exception Inexact exception Underflow exception

DMFC1

Doubleword Move From Floating-Point Coprocessor

DMFC1

31	26	25 2	1 20	16	15 1	11 10			0
COP 0 1 0 0		DMF 0 0 0 0 1	rt		fs		000	0 0 0 0 0 0 00	
6		5	5	•	5			11	

Format:

DMFC1 rt, fs

Description:

The contents of register *fs* from the floating-point coprocessor is stored into processor register *rt*.

The contents of general register *rt* are undefined for the instruction immediately following DMFC1.

The FR bit in the Status register specifies whether all 32 registers of the R4000 are addressable. When FR equals zero, this instruction is not defined when the least significant bit of fs is non-zero. When FR is set, fs may specify either odd or even registers.

Operation:

```
64 T: if SR<sub>26</sub> = 1 then /* 64-bit wide FGRs */
data ← FGR[fs]
elseif fs<sub>0</sub> = 0 then /* valid specifier, 32-bit wide FGRs */
data ← FGR[fs+1] || FGR[fs]
else /* undefined for odd 32-bit reg #s */
data ← undefined<sup>64</sup>
endif

T+1: GPR[rt] ← data
```

Exceptions:

Coprocessor unusable exception

Coprocessor Exceptions:

Unimplemented operation exception

DMTC1

Doubleword Move To Floating-Point Coprocessor

DMTC1

31	26	25 2	21 20	16	15	11 10	0	0
COP 0 1 0 0		DMT 0 0 1 0 1	rt		fs		0	
6		5	5	•	5	·	11	

Format:

DMTC1 rt, fs

Description:

The contents of general register *rt* are loaded into coprocessor register *fs* of the CP1.

The contents of floating-point register *fs* are undefined for the instruction immediately following DMTC1.

The FR bit in the Status register specifies whether all 32 registers of the R4000 are addressable. When FR equals zero, this instruction is not defined when the least significant bit of fs is non-zero. When FR equals one, fs may specify either odd or even registers.

Operation:

```
64 T: data ← GPR[rt]

T+1: if SR<sub>26</sub> = 1 then /* 64-bit wide FGRs */
FGR[fs] ← data
elseif fs<sub>0</sub> = 0 then /*valid specifier, 32-bit wide valid FGRs */
FGR[fs+1] ← data<sub>63...32</sub>
FGR[fs] ← data<sub>31...0</sub>
else /* undefined result for odd 32-bit reg #s */
undefined_result
endif
```

Exceptions:

Coprocessor unusable exception

Coprocessor Exceptions:

Unimplemented operation exception

FLOOR.L.fmt

Floating-Point Floor to Long Fixed-Point Format

FLOOR.L.fmt

31	26	25	21	20	16	15		11	10		6	5		0
COP1 0 1 0 0 0	1		fmt	0 (0 0 0 0		fs			fd			FLOOR.L 0 0 1 0 1 1	
6			5		5		5	'		5			6	

Format:

FLOOR.L.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fint, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by fd.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $-\infty$ (3).

This instruction is valid only for conversion from single- or double-precision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} –1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

FLOOR.L.fmt

Floating-Point Floor to Long Fixed-Point Format (continued)

FLOOR.L.fmt

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

FLOOR.W.fmt Floating-Point Floor to Single Fixed-Point Format

31	26	25	21	20	16	15		11	10	(6	5	0
COP1 0 1 0 0 0			fmt	0 0	0		fs			fd		FLOOR.W 0 0 1 1 1 1	
6			5		5		5			5		6	

Format:

FLOOR.W.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fint, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by fd.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $-\infty$ (RM = 3).

This instruction is valid only for conversion from a single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} –1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and 2^{31} –1 is returned.

FLOOR.W.fmt Floating-Point Floor to Single Fixed-Point Format (continued)

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

LDC₁

Load Doubleword to FPU (Coprocessor 1)

LDC₁

31	26	25	21	20		16	15 0	
LDC1 1 1 0 1 0	1	base)		ft		offset	
6		5			5	•	16	

Format:

LDC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address.

In 32-bit mode, the contents of the doubleword at the memory location specified by the effective address is loaded into registers ft and ft+1 of the floating-point coprocessor. This instruction is not valid, and is undefined, when the least significant bit of ft is non-zero.

In 64-bit mode, the contents of the doubleword at the memory location specified by the effective address are loaded into the 64-bit register *ft* of the floating point coprocessor.

The FR bit of the Status register (SR_{26}) specifies whether all 32 registers of the R4000 are addressable. If FR equals zero, this instruction is not defined when the least significant bit of ft is non-zero. If FR equals one, ft may specify either odd or even registers.

If any of the three least-significant bits of the effective address are non-zero, an address error exception takes place.

LDC₁

Load Doubleword to FPU (Coprocessor 1) (continued)

LDC1

Operation:

```
vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15...0}) + GPR[base]
vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15...0}) + GPR[base]
           T:
32
64
           T:
32, 64
                       (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                      data ← LoadMemory(uncached, DOUBLEWORD, pAddr, vAddr, DATA)
                      if SR_{26} = 1 then /* 64-bit wide FGRs */
                            FGR[ft] ← data
                      elseif ft<sub>0</sub> = 0 then /* valid specifier, 32-bit wide FGRs */
                            \mathsf{FGR}[\mathsf{ft+1}] \leftarrow \mathsf{data}_{63\dots32}
                            FGR[ft] \leftarrow data_{31...0}
                      else /* undefined result if odd */
                            undefined result
                      endif
```

Exceptions:

Coprocessor unusable TLB refill exception TLB invalid exception Bus error exception Address error exception

LWC₁

Load Word to FPU (Coprocessor 1)

LWC₁

31 26	25 21	20 16	15 0
LWC1 1 1 0 0 0 1	base	ft	offset
6	5	5	16

Format:

LWC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The contents of the word at the memory location specified by the effective address is loaded into register *ft* of the floating-point coprocessor.

The FR bit of the Status register specifies whether all 64-bit Floating-Point registers are addressable. If FR equals zero, LWC1 loads either the high or low half of the 16 even Floating-Point registers. If FR equals one, LWC1 loads the low 32-bits of both even and odd Floating-Point registers.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

LWC₁

Load Word to FPU (Coprocessor 1) (continued)

LWC₁

Operation:

```
vAddr \leftarrow ((offset_{15})^{16} II offset_{15...0}) + GPR[base]
32
          T:
                     vAddr \leftarrow ((offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base]
64
          T:
32, 64
                     (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                     pAddr \leftarrow pAddr_{PSIZE-1...3} II (pAddr_{2...0} xor (ReverseEndian II 0^2))
                     mem ← LoadMemory(uncached, WORD, pAddr, vAddr, DATA)
                     byte \leftarrow vAddr<sub>2...0</sub> xor (BigEndianCPU II 0<sup>2</sup>)
                     /* "mem" is aligned 64-bits from memory. Pick out correct bytes. */
                     if SR_{26} = 1 then /* 64-bit wide FGRs */
                          FGR[ft] ← undefined<sup>32</sup> II mem<sub>31+8*byte...8*byte</sub>
                     else /* 32-bit wide FGRs */
                          \mathsf{FGR[ft]} \leftarrow \mathsf{mem}_{31+8^*\mathsf{byte}\dots 8^*\mathsf{byte}}
                     endif
```

Exceptions:

Coprocessor unusable TLB refill exception TLB invalid exception Bus error exception Address error exception

MFC1

Move From FPU (Coprocessor 1)

MFC₁

31	26	25	21	20	16	15	1	I 10	0
COP- 0 1 0 0		MF 0000	0	rt			fs	0 0 0 0 0 0 0 0 0 0 0 0 0	
6		5		5			5	11	

Format:

MFC1 rt, fs

Description:

The contents of register *fs* from the floating-point coprocessor are stored into processor register *rt*.

The contents of register *rt* are undefined for the instruction immediately following MFC1.

The *FR* bit of the *Status* register specifies whether all 32 registers of the R4000 are addressable. If *FR* equals zero, MFC1 stores either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, MFC1 stores the low 32-bits of both even and odd *Floating-Point* registers.

Operation:

Exceptions:

Coprocessor unusable exception

MOV.fmt

Floating-Point Move

MOV.fmt

31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0	1	fmt		0.0	0 0 0 0		fs		fd	0	MOV 0 0 1 1 0	
6	'	5			5		5	•	5		6	

Format:

MOV.fmt fd, fs

Description:

The contents of the FPU register specified by *fs* are interpreted in the specified *format* and are copied into the FPU register specified by *fd*.

The move operation is non-arithmetic; no IEEE 754 exceptions occur as a result of the instruction.

This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, ValueFPR(fs, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception

MTC1

Move To FPU (Coprocessor 1)

MTC1

31	26	25	21	20	16	15		11	10	0
CC 0 1 0		MT 0 0 1	0 0		rt		fs		0	
•	3	5			5		5		11	

Format:

MTC1 rt, fs

Description:

The contents of register *rt* are loaded into the FPU general register at location *fs*.

The contents of floating-point register *fs* is undefined for the instruction immediately following MTC1.

The *FR* bit of the *Status* register specifies whether all 32 registers of the R4000 are addressable. If *FR* equals zero, MTC1 loads either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, MTC1 loads the low 32-bits of both even and odd *Floating-Point* registers.

Operation:

```
32,64 T: data ← GPR[rt]<sub>31...0</sub>

T+1: if SR<sub>26</sub> = 1 then /* 64-bit wide FGRs */

FGR[fs] ← undefined<sup>32</sup> II data

else /* 32-bit wide FGRs */

FGR[fs] ← data

endif
```

Exceptions:

Coprocessor unusable exception

MUL.fmt Floating-Point Multiply MUL.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	ft	fs	fd	MUL 0 0 0 0 1 0
6	5	5	5	5	6

Format:

MUL.fmt fd, fs, ft

Description:

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and arithmetically multiplied. The result is rounded as if calculated to infinite precision and then rounded to the specified *format*, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) * ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

NEG.fmt

Floating-Point Negate

NEG.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0	fs	fd	NEG 0 0 0 1 1 1
6	5	5	5	5	6

Format:

NEG.fmt fd, fs

Description:

The contents of the FPU register specified by *fs* are interpreted in the specified *format* and the arithmetic negation is taken (polarity of the signbit is changed). The result is placed in the FPU register specified by *fd*.

The negate operation is arithmetic; an NaN operand signals invalid operation.

This instruction is valid only for single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception

ROUND.L.fmt Floating-Point Round to Long Fixed-Point Format ROUND.L.fmt

31 2	6 25 2°	1 20	16	15	11	10	6	5	0
COP1 0 1 0 0 0 1	fmt	0 0	0	fs		fd		ROUND.L 0 0 1 0 0 0)
6	5		5	5	;	5		6	

Format:

ROUND.L.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fint, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by fd.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to nearest/even (0).

This instruction is valid only for conversion from single- or double-precision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} –1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

ROUND.L.fmt Floating-Point Round to Long Fixed-Point Format (continued)

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

ROUND.W.fmt Floating-Point Round to Single Fixed-Point Format

ſ	31	26	25	21	20	16	15		11	10		6	5		0
	COP1 01000	1		fmt	0 (0		fs			fd			ROUND.W 0 0 1 1 0 0	
	6			5		5		5			5			6	

Format:

ROUND.W.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fint, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by fd.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to the nearest/even (RM = 0).

This instruction is valid only for conversion from a single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the Status register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the Status register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} –1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and 2^{31} –1 is returned.

ROUND.W.fmt Floating-Point Round to Single Fixed-Point Format (continued)

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

SDC1

Store Doubleword from FPU (Coprocessor 1)

SDC₁

31 26	25 21	20 16	15 0
SDC1 1 1 1 1 0 1	base	ft	offset
6	5	5	16

Format:

SDC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address.

In 32-bit mode, the contents of registers ft and ft+1 from the floating-point coprocessor are stored at the memory location specified by the effective address. This instruction is not valid, and is undefined, when the least significant bit of ft is non-zero.

In 64-bit mode, the 64-bit register ft is stored to the contents of the doubleword at the memory location specified by the effective address. The FR bit of the Status register (SR_{26}) specifies whether all 32 registers of the R4000 are addressable. When FR equals zero, this instruction is not defined if the least significant bit of ft is non-zero. If FR equals one, ft may specify either odd or even registers.

If any of the three least-significant bits of the effective address are non-zero, an address error exception takes place.

SDC₁

Store Doubleword from FPU (Coprocessor 1) (continued)

SDC₁

Operation:

```
T:
                   vAddr \leftarrow (offset_{15})^{16} \parallel offset_{15...0}) + GPR[base]
32
                   vAddr \leftarrow (offset<sub>15</sub>)<sup>48</sup> II offset<sub>15...0</sub>) + GPR[base]
         T:
64
32,64
                   (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
                   if SR_{26} = 1 /* 64-bit wide FGRs */
                        data ← FGR[ft]
                   elseif ft<sub>0</sub> = 0 then /* valid specifier, 32-bit wide FGRs */
                        data ← FGR[ft+1] || FGR[ft]
                   else /* undefined for odd 32-bit reg #s */
                        data ← undefined<sup>64</sup>
                   endif
                   StoreMemory(uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)
```

Exceptions:

Coprocessor unusable
TLB refill exception
TLB invalid exception
TLB modification exception
Bus error exception
Address error exception

SQRT.fmt

Floating-Point Square Root

SQRT.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 00000	fs	fd	SQRT 000100
6	5	5	5	5	6

Format:

SQRT.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified format and the positive arithmetic square root is taken. The result is rounded as if calculated to infinite precision and then rounded to the specified format, according to the current rounding mode. If the value of fs corresponds to -0, the result will be -0. The result is placed in the floating-point register specified by fd.

This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception

SUB.fmt Floating-Point Subtract SUB.fmt

31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0	1	fmt			ft		fs		fd		SUB 000001	
6		5		•	5	•	5		5	•	6	

Format:

SUB.fmt fd, fs, ft

Description:

The contents of the floating-point registers specified by fs and ft are interpreted in the specified format and the value in the ft field is subtracted from the value in the fs field. The result is rounded as if calculated to infinite precision and then rounded to the specified format, according to the current rounding mode. The result is placed in the floating-point register specified by fd. This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) - ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

SWC₁

Store Word from FPU (Coprocessor 1)

SWC₁

31 26	25 21	20 16	15 0	
SWC1 1 1 1 0 0 1	base	ft	offset	
6	5	5	16	

Format:

SWC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The contents of register *ft* from the floating-point coprocessor are stored at the memory location specified by the effective address.

The *FR* bit of the *Status* register specifies whether all 64-bit floating-point registers are addressable.

If FR equals zero, SWC1 stores either the high or low half of the 16 even floating-point registers.

If *FR* equals one, SWC1 stores the low 32-bits of both even and odd floating-point registers.

If either of the two least-significant bits of the effective address are non-zero, an address error exception occurs.

SWC₁

Store Word from FPU (Coprocessor 1) (continued)

SWC₁

Operation:

```
vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15...0}) + GPR[base]
vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15...0}) + GPR[base]
32
           T:
64
           T:
                      (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
32, 64
                      pAddr \leftarrow pAddr_{PSIZE-1...3} \mid \mid (pAddr_{2...0} xor (ReverseEndian | I | 0^2))
                      byte \leftarrow vAddr<sub>2...0</sub> xor (BigEndianCPU II 0^2)
                      /* the bytes of the word are put in the correct byte lanes in
                        * "data" for a 64-bit path to memory */
                      if SR_{26} = 1 then /* 64-bit wide FGRs */
                           data \leftarrow FGR[ft]_{63-8*byte...0} \parallel 0^{8*byte}
                      else /* 32-bit wide FGRs */
                           data ← 0<sup>32-8*byte</sup> II FGR[ft] II 0<sup>8*byte</sup>
                      endif
                      StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
```

Exceptions:

Coprocessor unusable TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

TRUNC.L.fmt

Floating-Point Truncate to Long Fixed-Point Format

TRUNC.L.fmt

31 2	6 25	21	20 16	15 11	10 6	5 0
COP1 010001		fmt	0	fs	fd	TRUNC.L 0 0 1 0 01
6		5	5	5	5	6

Format:

TRUNC.L.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fint, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by fd.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round toward zero (1).

This instruction is valid only for conversion from single- or double-precision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} –1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

TRUNC.L.fmt

Floating-Point Truncate to Long Fixed-Point Format (continued)

TRUNC.L.fmt

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

TRUNC.W.fmt Floating-Point TRUNC.W.fmt Truncate to Single Fixed-Point Format

31	26	25	21	20	16	15		11	10	6	5		0
COP 0 1 0 0			fmt	0 0	0 0 0		fs			fd		TRUNC.W 0 0 1 1 0 1	
6			5		5		5			5		6	

Format:

TRUNC.W.fmt fd, fs

Description:

The contents of the FPU register specified by *f*s are interpreted in the specified source format *fmt* and arithmetically converted to the single fixed-point format. The result is placed in the FPU register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round toward zero (RM = 1).

This instruction is valid only for conversion from a single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the Status register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the Status register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31-1} , an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and -2^{31} is returned.

TRUNC.W.fmt Floating-Point TRUNC.W.fmt Truncate to Single Fixed-Point Format (continued)

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

FPU Instruction Opcode Bit Encoding




Figure B-3 Bit Encoding for FPU Instructions

	20 function												
53	0	1	2	3	4	5	6	7					
0	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG					
1	ROUND.Lη	TRUNC.Lη	CEIL.Lη	FLOOR.Lη	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W					
2	δ	δ	δ	δ	δ	δ	δ	δ					
3	δ	δ	δ	δ	δ	δ	δ	δ					
4	CVT.S	CVT.D	δ	δ	CVT.W	CVT.Lη	δ	δ					
5	δ	δ	δ	δ	δ	δ	δ	δ					
6	C.F	C.UN	C.EQ	C.UEQ	C.OLT	C.ULT	C.OLE	C.ULE					
7	C.SF	C.NGLE	C.SEQ	C.NGL	C.LT	C.NGE	C.LE	C.NGT					

Figure B-3 (cont.) Bit Encoding for FPU Instructions

Key:

- γ Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture.
- δ Operation codes marked with a delta cause unimplemented operation exceptions in all current implementations and are reserved for future versions of the architecture.
- η Operation codes marked with an eta are valid only when MIPS III instructions are enabled. Any attempt to execute these without MIPS III instructions enabled causes an unimplemented operation exception.