

High Performance Computing and Programming 2015

Lab 6 — SIMD and Vectorization

1 Introduction

The purpose of this lab assignment is to give some experience in using SIMD instructions on x86 and getting compiler auto-vectorization to work.

You will be using GCC in this lab. GCC supports two sets of intrinsics, or built-ins, for SIMD. One is native to GCC and the other one is defined by Intel for their C++ compiler. We will use the intrinsics defined by Intel since these are much better documented.

Both Intel¹ and AMD² provide excellent optimization manuals that discuss the use of SIMD instructions and software optimizations. These are good sources for information if you are serious about optimizing your software, but they are not mandatory reading for this assignment. You will, however, find them, and the instruction set references, useful as reference literature when using SSE.

The **Intel Intrinsics Guide**³ is an interactive reference tool for Intel intrinsic instructions and we recommend to use it in this lab.

2 Getting started

In this lab **we will be using the Linux lab machines**. To log in on them, first log into the university Solaris (Unix) computers, then connect to a Linux machine with *linuxlogin*. In some cases (e.g. if you are logged in to a university machine remotely), this may not work, in which case you may use *rlogin* or *xrlogin* to a Linux server of your choice. If you're using your own computer, be aware that vectorization support and implementation varies completely from computer to computer, so the lab instructions may not work at all.

Download the source package from Studentportalen and extract the files.

3 Introduction to SSE

The SSE extension to the x86 consists of a set of 128-bit vector registers and a large number of instructions to operate on them. The number of available registers depends on the mode of the processor, only 8 registers are available in 32-bit mode, while

¹<http://www.intel.com/products/processor/manuals/>

²<http://developer.amd.com/documentation/guides/>

³<https://software.intel.com/sites/landingpage/IntrinsicsGuide/>

Header file	Extension name	Abbrev.
<code>xmmintrin.h</code>	Streaming SIMD Extensions	SSE
<code>emmintrin.h</code>	Streaming SIMD Extensions 2	SSE2
<code>pmmmintrin.h</code>	Streaming SIMD Extensions 3	SSE3
<code>tmmintrin.h</code>	Supplemental Streaming SIMD Extensions 3	SSSE3
<code>smmmintrin.h</code>	Streaming SIMD Extensions 4 (Vector math)	SSE4.1
<code>nmmintrin.h</code>	Streaming SIMD Extensions 4 (String processing)	SSE4.2
<code>immintrin.h</code>	Advanced Vector Extensions Instructions	AVX

Table 1: Header files used for different SSE versions

16 registers are available in 64-bit mode. The lab systems you’ll be using are 64-bit machines.

The data type of the packed elements in the 128-bit vector is decided by the specific instruction. For example, there are separate addition instructions for adding vectors of single and double precision floating point numbers. Some operations that are normally independent of the operand types (integer or floating point), e.g. bit-wise operations, have separate instructions for different types for performance reasons.

When reading the manuals, it’s important to keep in mind that the size of a *word* in the x86-world is 16 bits, which was the word size of the original microprocessor which the entire x86-line descends from. Whenever the manual talks about a *word*, it’s really 16 bits. A 64-bit integer, i.e. the register size of a modern x86, is known as a quadword. Consequently, a 32-bit integer is known as a doubleword.

3.1 Using SSE in C-code

Using SSE in a modern C-compiler is fairly straightforward. In general, no assembler coding is needed. Most modern compilers expose a set of vector types and intrinsics to manipulate them. We will assume that the compiler supports the same SSE intrinsics as the Intel C-compiler. The intrinsics are enabled by including the correct header file. The name of the header file depends on the SSE version you are targeting, see Table 1. You may also need to pass an option to the compiler to allow it to generate SSE code, e.g. `-msse3`. A portable application would normally try to detect which SSE extensions are present by running the `CPUID` instruction and use a fallback algorithm if the expected SSE extensions are not present. For the purpose of this assignment, we simply ignore those portability issues and assume that at least SSE3 is present, which is the norm for processors released since 2005.

The SSE intrinsics add a set of new data types to the language, these are summarized in Table 2. In general, the data types provided to support SSE provide little protection against programmer errors. Vectors of integers of different size all use the same vector type (`__m128i`), there are however separate types for vectors of single and double precision floating point numbers.

The vector types do not support the native C operators, instead they require explicit use of special intrinsic functions. All SSE intrinsics have a name on the form `_mm_<op>_<type>`, where `<op>` is the operation to perform and `<type>` specifies the data type. The most common types are listed in Table 2.

Intel Name	Elements/Reg.	Element type	Vector type	Type
Bytes	16	int8_t	__m128i	epi8
Words	8	int16_t	__m128i	epi16
Doublewords	4	int32_t	__m128i	epi32
Quadwords	2	int64_t	__m128i	epi64
Single Precision Floats	4	float	__m128	ps
Double Precision Floats	2	double	__m128d	pd

Table 2: Packed data types supported by the SSE instructions. The fixed-length C-types requires the inclusion of `stdint.h`.

3.2 Using AVX in C-code

In the AVX instruction set the 128-bit registers are extended to 256-bit registers. The AVX instruction set uses similar naming convention as SSE. The intrinsic vector functions have names that begin with `_mm256`.

For example, vector of integers denoted by `__m256i` and function to store 256-bits of integer data into the memory is `_mm256_store_si256`. To compile AVX code pass the `-mavx` option to the compiler.

The following sections will present some useful instructions and examples to get you started with SSE and AVX. This is not intended to be an exhaustive list of available instructions or intrinsics. In particular, most of the instructions that rearrange data within vectors (shuffling), various data-packing instructions and generally esoteric instructions have been left out. Interested readers should refer to the optimization manuals from the CPU manufacturers for a more thorough introduction.

3.3 Loads and stores

There are three classes of load and store instructions for SSE. They differ in how they behave with respect to the memory system. Two of the classes require their memory operands to be naturally aligned, i.e. the operand has to be aligned to its own size. For example, a 64-bit integer is naturally aligned if it is aligned to 64-bits. The following memory access classes are available:

Unaligned A “normal” memory access. Does not require any special alignment, but may perform better if data is naturally aligned.

Aligned Memory access type that requires data to be aligned. Might perform slightly better than unaligned memory accesses. Raises an exception if the memory operand is not naturally aligned.

Streaming Memory accesses that are optimized for data that is streaming, also known as non-temporal, and is not likely to be reused soon. Requires operands to be naturally aligned. Streaming stores are generally much faster than normal stores since they can avoid reading data before the writing. However, they require data to be written sequentially and, preferably, in entire cache line units. We will not be using this type in the lab.

See Table 3 for a list of load and store intrinsics and their corresponding assembler instructions.

	Intrinsic	Assembler	Vector Type
Unaligned	<code>_mm_loadu_si128</code>	MOVDQU	<code>__m128i</code>
	<code>_mm_storeu_si128</code>	MOVDQU	<code>__m128i</code>
	<code>_mm_loadu_ps</code>	MOVUPS	<code>__m128</code>
	<code>_mm_storeu_ps</code>	MOVUPS	<code>__m128</code>
	<code>_mm_loadu_pd</code>	MOVUPD	<code>__m128d</code>
	<code>_mm_storeu_pd</code>	MOVUPD	<code>__m128d</code>
	<code>_mm_load1_ps</code>	Multiple	<code>__m128</code>
	<code>_mm_load1_pd</code>	Multiple	<code>__m128d</code>
Aligned	<code>_mm_load_si128</code>	MOVDQA	<code>__m128i</code>
	<code>_mm_store_si128</code>	MOVDQA	<code>__m128i</code>
	<code>_mm_load_ps</code>	MOVAPS	<code>__m128</code>
	<code>_mm_store_ps</code>	MOVAPS	<code>__m128</code>
	<code>_mm_load_pd</code>	MOVAPD	<code>__m128d</code>
	<code>_mm_store_pd</code>	MOVAPD	<code>__m128d</code>

Table 3: Load and store operations. The `load1` operation is used to load one value into all elements in a vector.

Note that constants should usually not be loaded using these instructions, see subsection 3.5 for details about how to load constants and how to extract individual elements from a vector.

Task-I

1. In the Task-I you can find a load-store example using unaligned accesses. Here is given example for the `char` type. In the code we use SSE3 instructions. Since registers are 128 bits and the `char` type is 8 bits, then the length of the vector is 16. Assume that the length of the array is a multiple of the vector size. Study and run the code.


The use of vector operations on smaller data elements is more advantageous. Try to run code for different data types (`char`, `short int`, `long int`, `long long`) and measure the time. Note that you should also change the size of the vector.

2. Rewrite the `copy_vect` function using AVX intrinsic load and store functions.

3.4 Arithmetic operations

All of the common arithmetic operations are available in SSE, see Table 4. Addition and subtraction are available for all vector types. The vector multiplication and division are available for both single and double precision floating-point types, SSE3 implements multiplication for signed 32-bits integers. Since SSE4.1 the multiplication of the unsigned 32-bits integers is possible. There are a few instructions which operate with 16 and 32-bit integers, but store just lower or upper part of the result (check for example the function `_mm_mullo_epi16`). There are no instructions for integer division available.

A special *horizontal add* operation is available to add pairs of values in its input vectors, see Figure 1. This operation can be used to implement efficient reductions.



Using this instruction to create a vector of sums of four vectors with four floating point numbers can be done using only three instructions.

Task-II

In Task-II you need to sum the elements of four vectors with single-precision (32-bit) floating-point elements and store each vectors sum as one element in a destination vector. It can be done using three calls of horizontal add function `_mm_hadd_ps`.

There is an instruction to calculate the scalar product between two vectors. This instruction takes three operands, the two vectors and an 8-bit flag field. The four highest bits in the flag field are used to determine which elements in the vectors to include in the calculation. The lower four bits are used as a mask to determine which elements in the destination are updated with the result, the other elements are set to 0. For example, to include all elements in the input vectors and store the result to the third element in the destination vector, set flags to $F4_{16}$.

A transpose macro is available to transpose 4×4 matrices represented by four vectors of packed floats. The transpose macro expands into several assembler instructions that perform the in-place matrix transpose.

Individual elements in a vector can be compared to another vector using compare intrinsics. These operations compare two vectors; if the comparison is true for an element, that element is set to all binary 1 and 0 otherwise. Only two compare instructions, equality and greater than, working on integers are provided by the hardware. The less than operation is synthesized by swapping the operands and using the greater than comparison.

3.5 Loading constants and extracting elements

There are several intrinsics for loading constants into SSE registers, see Table 5. The most general can be used to specify the value of each element in a vector. In general, try to use the most specific intrinsic for your needs. For example, to load 0 into all elements in a vector, `_mm_set_epi64`, `_mm_set1_epi64` or `_mm_setzero_si128` could be used. The two first will generate a number of instructions to load 0 into the two 64-bit integer positions in the vector. The `_mm_setzero_si128` intrinsic uses a shortcut and emits a `PXOR` instruction to generate a register with all bits set to 0.

Intrinsic	Operation
<code>_mm_add_<type>(a, b)</code>	$c_i = a_i + b_i$
<code>_mm_sub_<type>(a, b)</code>	$c_i = a_i - b_i$
<code>_mm_mul_(ps pd epi32 epu32)(a, b)</code>	$c_i = a_i b_i$
<code>_mm_div_(ps pd)(a, b)</code>	$c_i = a_i / b_i$
<code>_mm_hadd_(ps pd)(a, b)</code>	Performs a horizontal add, see Figure 1
<code>_mm_dp_(ps pd)(a, b, FLAGS)</code>	$\mathbf{c} = \mathbf{a} \cdot \mathbf{b}$ (dot product)
<code>_MM_TRANSPOSE4_PS(a, ..., d)</code>	Transpose the matrix ($a^t \dots d^t$) in place
<code>_mm_cmpeq_<type>(a, b)</code>	Set c_i to -1 if $a_i = b_i$, 0 otherwise
<code>_mm_cmpgt_<type>(a, b)</code>	Set c_i to -1 if $a_i > b_i$, 0 otherwise
<code>_mm_cmplt_<type>(a, b)</code>	Set c_i to -1 if $a_i < b_i$, 0 otherwise

Table 4: Arithmetic operations available in SSE. The transpose operation is a macro that expands to several SSE instructions to efficiently transpose a matrix.

Intrinsic	Operation
<code>_mm_set_<type>(p0, ..., pn)</code>	$c_i = p_i$
<code>_mm_setzero_(ps pd si128)()</code>	$c_i = 0$
<code>_mm_set1_<type>(a)</code>	$c_i = a$

Table 5: Intrinsic functions for loading constants into SSE registers. Most of the operations expand into multiple assembler instructions.

Task-III

In the Task-III you need to write a simple threshold function. Values larger than the threshold value (4242) set to -1 and values smaller than the threshold set to 0 .

There are a couple of intrinsics to extract the first element from a vector. They can be useful to extract results from reductions and similar operations. Check for example the function `_mm_cvtss_f32`.

3.6 Data alignment

Aligned memory accesses are usually required to get the best possible performance. There are several ways to allocate aligned memory. One would be to use the POSIX API, but `posix_memalign` has an awkward syntax and is unavailable on many platforms. A more convenient way is to use the intrinsics in Table 6. Remember that data allocated using `_mm_malloc` must be freed using `_mm_free`.

Intrinsic	Operation
<code>_mm_malloc(s, a)</code>	Allocate s B of memory with a B alignment
<code>_mm_free(p)</code>	Free data previously allocated by <code>_mm_malloc(s, a)</code>

Table 6: Memory allocation

Listing 1: Aligning static data using attributes

```
float foo[SIZE] __attribute__((aligned (16)));
```

Listing 2: Simple matrix-vector multiplication

```
static void
matvec_simple(size_t n, float vec_c[n],
              const float mat_a[n][n], const float vec_b[n])
{
    for (int i = 0; i < n; i++)
        for (int j = 0; j < n; j++)
            vec_c[i] += mat_a[i][j] * vec_b[j];
}
```

Listing 3: Matrix-vector multiplication, unrolled four times

```
static void
matvec_unrolled(size_t n, float vec_c[n],
                const float mat_a[n][n], const float vec_b[n])
{
    for (int i = 0; i < n; i++)
        for (int j = 0; j < n; j += 4)
            vec_c[i] += mat_a[i][j + 0] * vec_b[j + 0]
                      + mat_a[i][j + 1] * vec_b[j + 1]
                      + mat_a[i][j + 2] * vec_b[j + 2]
                      + mat_a[i][j + 3] * vec_b[j + 3];
}
```

It is also possible to request a specific alignment of static data allocations. The preferred way to do this is using GCC attributes, which is also supported by the Intel compiler. See Listing 1 for an example.

The preferable alignment for 128-bit vectors is 16 and for 256-bit vectors is 32. In general, use AVX or later instruction set if possible. The AVX have very few restrictions on alignment.

4 Multiplying a matrix and a vector

Multiplying a matrix and a vector can be accomplished by the code in Listing 2, this should be familiar if you have taken a linear algebra course. The first step in vectorizing this code is to unroll it four times. Since we are working on 32-bit floating point elements, this allows us to process 4 elements in parallel using the 128-bit SIMD registers. The unrolled code is shown in Listing 3.

Task-IV

Implement your version of the matrix-vector multiplication in the `matvec_sse()` function. Run your code and make sure that it produces the correct result. Is it faster than the traditional serial version?

5 Auto-vectorization using gcc

Modern compilers can try to automatically apply vector instructions where possible. For gcc, the flag to enable auto-vectorization is `-ftree-vectorize`. However, this process is often hindered by the way code is written. The first step in ensuring that auto-vectorization is doing what is possible is to ask the compiler to tell us about what it is trying to do. This is done with by giving gcc the flag `-ftree-vectorizer-verbose=2`. You can set this flag up to 7, with more information being displayed for each level, see `man gcc` for details.

Once you see which loops that gcc can or cannot auto-vectorize, you can begin to make changes in the program to improve auto-vectorization.

Task-V

In the Task-V you will again work with matrix-vector multiplication. Edit `Makefile` to enable auto-vectorization and output vectorization results for the matrix-vector multiplication program. Does the compiler autovectorize the code?

Edit function `matvec_autovec` such that compiler will be able to vectorize the code. What is the speedup?

Hint: for autovectorization is preferable to have *independent* loop iterations.

Task-VI

In the Task-VI you will auto-vectorize the matrix-matrix multiplication. Edit `Makefile` to enable auto-vectorization and output vectorization results for the matrix-matrix multiplication program. What is the speedup?