

ECE 4740 Lab 4 Proposal

Ethan Gabizon, Nandita Nagarajan, Dylan Lee

April 16, 2024

1 Implementation Plan

We plan to implement an embedded SRAM array. We will have a 6:64 bit row decoder, so there will be 64 words in our design. Each word will be 8 bits, so we will need a 3:8 bit column decoder. For implementing these decoders, we plan to use our lab 2 decoder. 2:4 decoders can be cascaded as follows to create a 4:16 decoder, which we will then use to implement a 6:64 decoder.

Figure 1: 4:16 decoder using cascaded 2:4 decoders





Figure 2: 6:64 decoder using 2:4 and 4:16 decoders



As seen in the diagrams, this will require our 2:4 decoders to have an enable signal as an input. Modifying our existing module to reflect this behavior is simple: we will add an AND gate at the

We will implement an SRAM cell as shown below, using 2 cross-coupled inverters.

[illegible]

2 Testing Plan

With our decoder fully verified, we can then move on to testing our SRAM array. Similarly to how we tested our decoder, we plan to use a Matlab script that tests that each wordline is working correctly. Our script would iterate through asserting each of the 64 wordlines, and toggling all of the bits of each word one at a time. After writing a value to each bit, we would read from the SRAM array to ensure that the wordline is holding the correct value.

Our goal for our evaluation is to measure the hold and read margins for one of our single SRAM cells. This will give us a concrete metric of how much noise our SRAM cells can handle, which is a

concern with SRAM cells in the real world.