

AN0002.2: EFM32 and EFR32 Wireless Gecko Series 2 Hardware Design Considerations



This application note details hardware design considerations for EFM32 and EFR32 Wireless Gecko Series 2 devices. For hardware design considerations for EFM32 and EZR32 Wireless MCU Series 0 and EFM32 and EFR32 Wireless Gecko Series 1 devices, refer to AN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations and AN0002.1: EFM32 and EFR32 Wireless MCU Series 1 Hardware Design Considerations, respectively.

Topics specifically covered are supported power supply configurations, supply filtering considerations, debug interface connections, and external clock sources.

For more information on hardware design considerations for the radio portion of EFM32 and EFR32 Wireless Gecko Series 2 devices, see AN930.2: EFR32 Series 2 2.4 GHz Matching Guide, AN933.2: EFR32 Series 2 2.4 GHz Minimal BOM, and AN928.2: EFR32 Series 2 Layout Design Guide.

KEY POINTS

- Decoupling capacitors are crucial to ensuring the integrity of the device's power supplies.
- The debug interface consists of two communication pins (SWCLK and SWDIO).
- External clock sources must be connected to the device correctly for proper operation.

1. Device Compatibility

This application note supports multiple device families, and some functionality is different depending on the device.

EFR32 Wireless Gecko Series 2 consists of:

- EFR32BG21
- EFR32MG21
- EFR32BG22
- EFR32FG22
- EFR32MG22
- EFR32FG23
- L. 1.02. O20
- EFR32ZG23
- EFR32SG23
- EFR32BG24
- EFR32MG24
- EFR32FG25
- EFR32BG27
- EFR32MG27
- EFR32FG28
- EFR32ZG28
- EFR32SG28

EFM32 Series 2 consists of:

- EFM32PG22
- EFM32PG23
- EFM32PG28

2. Power Supply Overview

2.1 Introduction

Although the EFM32 and EFR32 Wireless Gecko Series 2 devices have very low average current consumption, proper decoupling is crucial. As for all digital circuits, current is drawn in short pulses corresponding to the clock edges. Particularly when several I/O lines are switching simultaneously, transient current pulses on the power supply can be on the order of several hundred mA for a few nanoseconds, even though the average current consumption is guite small.

These kinds of transient currents cannot be properly delivered over high impedance power supply lines without introducing considerable noise in the supply voltage. To reduce this noise, decoupling capacitors are employed to supplement the current during these short transients.

2.2 Decoupling Capacitors

Decoupling capacitors make the current loop between supply, MCU, and ground as short as possible for high frequency transients. Therefore, all decoupling capacitors should be placed as close as possible to each of their respective power supply pins, ground pins, and PCB (Printed Circuit Board) ground planes.

All external decoupling capacitors should have a temperature range reflecting the environment in which the application will be used. For example, a suitable choice might be X5R ceramic capacitors with a change in capacitance of $\pm 15\%$ over the temperature range -55 to +85 °C (standard temperature range devices) or -55 to +125 °C (extended temperature range devices).

For regulator output capacitors (DECOUPLE, VREGSW (DVDD for EFR32xG27 DC-DC-Boost-enabled devices), and VREGO, if available), the system designer should pay particular attention to the characteristics of the capacitor over temperature and bias voltage. Some capacitors (particularly those in smaller packages or using cheaper dielectrics) can experience a dramatic reduction in capacitance value across temperature or as the DC bias voltage increases. Any change pushing the regulator output capacitance outside the data sheet specified limits may result in output instability on that supply.

2.3 Power Supply Requirements

An important consideration for all devices is the voltage requirements and dependencies between the power supply pins. The system designer needs to ensure that these power supply requirements are met, regardless of power configuration or topology. These internal relationships between the external voltages applied to the various EFM32 and EFR32 supply pins are defined below. Failure to observe the below constraints can result in damage to the device and/or increased current draw. Refer to the device data sheet for absolute maximum ratings and additional details regarding relative system voltage constraints.

EFM32 Series 2 Power Supply Requirements

- AVDD and IOVDD No dependency on each other or any other supply pin. Additional leakage may occur if DVDD remains unpowered with power applied to these supplies.
- VREGVDD ≥ DVDD In systems using the DCDC converter, DVDD (the buck converter output) should not be driven externally and VREGVDD (the buck converter input) must be greater than DVDD. In systems not using the DCDC converter, DVDD must be shorted to VREGVDD.
- DVDD ≥ DECOUPLE

EFR32 Wireless Gecko Series 2 Power Supply Requirements

- AVDD and IOVDD No dependency on each other or any other supply pin. Additional leakage may occur if DVDD remains unpowered with power applied to these supplies.
- VREGVDD ≥ DVDD In systems using the DCDC converter, DVDD (the buck converter output) should not be driven externally and VREGVDD (the buck converter input) must be greater than DVDD. In systems not using the DCDC converter, DVDD must be shorted to VREGVDD.
- DVDD ≥ DECOUPLE
- PAVDD ≥ RFVDD

Note: To use an EFR32 Wireless Gecko Series 2 as a MCU in a non-wireless application, connect the radio-related pins as follows:

- PAVDD = RFVDD = DVDD
- RF2G4_IO P/N = NC
- VBAT, BOOST EN (EFR32xG27)
 - · DCDC Buck: Tie to VSS
 - DCDC Boost: DCDC converter input; Connect to recommended supply and L_{DCDC}.

Note:

- EFR32xG21 devices do not have an on-chip DC-to-DC converter and thus do not have a VREGVDD supply pin.
- DC-to-DC boost enabled EFR32xG27C2x or EFR32xG27C3x devices, with the exception of WLCSP package, have VREGVDD supply pin tied internally to DVDD. For WLCSP package, VREGVDD should be tied directly to DVDD externally.

Power Supply Pin Overview

Note that not all supply pins exist on all devices. The table below provides an overview of the available power supply pins.

Table 2.1. Power Supply Pin Overview

Pin Name	Product Family	Description
AVDD	All devices	Supply to analog peripherals
DECOUPLE	All devices	Output of the internal digital LDO and digital logic supply input
IOVDD	All devices	GPIO supply voltage
VREGVDD	All DC-DC-enabled devices	Input to the DC-DC converter
VREGSW	All DC-DC-enabled devices	DC-DC powertrain switching node
VREGVSS	All DC-DC-enabled devices	DC-DC ground
DVDD	All devices	Input to the internal digital LDO
RFVDD	EFR32 Wireless Gecko Series 2 only	Supply to radio analog and HFXO
PAVDD	EFR32 Wireless Gecko Series 2 only	Supply to radio power amplifier
VBAT	DC-DC-Boost-enabled EFR32xG27 devices	DCDC Boost regulator input supply

2.4 DVDD and DECOUPLE

All EFM32 and EFR32 Wireless Gecko Series 2 devices include an internal linear regulator that powers the core digital logic. The DE-COUPLE pin is the output of the digital LDO and requires a 1 μ F capacitor. For better high frequency noise suppression, a 0.1 μ F capacitor can be placed in parallel with the 1 μ F capacitor on the DECOUPLE pin.

As mentioned in section 2.2 Decoupling Capacitors, care should be taken in the selection of regulator output decoupling capacitors, such as for DECOUPLE, to ensure that changes in system temperature and bias voltage do not cause capacitance changes that fall outside of the data sheet specified limits and which could destabilize the regulator output.

EFM32 and EFR32 Wireless Gecko Series 2 DVDD Pin - No DCDC

On EFM32 and EFR32 Wireless Gecko Series 2 devices, the input supply to the digital LDO is the DVDD pin and the DECOUPLE pin is the output of the LDO. Decoupling of DVDD should include a bulk capacitor of C_{DVDD} and this bulk capacitor should be at least 2.7 μ F (2.2 μ F for EFR32xG21). For better high frequency noise suppression a 0.1 μ F capacitor (C_{DVDD1}) can be placed in parallel with the C_{DVDD} capacitor on the DVDD pin. A similar 0.1 μ F capacitor may also be added in parallel with $C_{DECOUPLE}$ to further improve high frequency noise suppression.




Figure 2.1. DVDD and DECOUPLE on EFM32 and EFR32 Wireless Gecko Series 2 Devices - No DCDC

Note:

 The DECOUPLE pin cannot be used to power any external circuitry. Although DECOUPLE is connected to the output of the internal digital LDO, it is provided solely for the purpose of decoupling this supply and is not intended to power anything other than the internal digital logic of the device.

Table 2.2. C_{DVDD} Component Values

Device	C _{DVDD}	C _{DVDD1}
EFR32xG21	2.2 µF	0.1 μF
EFR32xG22	2.7 μF	0.1 μF
EFM32PG22	2.7 μF	0.1 μF
EFR32xG23	2.7 μF	0.1 μF
EFM32PG23	2.7 μF	0.1 μF
EFR32xG24	2.7 μF	0.1 μF
EFR32xG25	2.7 μF	0.1 μF
EFR32xG27	2.7 μF	0.1 μF
EFR32xG28	2.7 µF	0.1 μF
EFR32PG28	2.7 µF	0.1 μF

EFM32 and EFR32 Wireless Gecko Series 2 DVDD Pin - DCDC Buck Mode

When the on-chip DC-to-DC buck converter is used to power DVDD, the C_{DVDD} bulk capacitor is not required. Instead, decoupling of DVDD is provided by the 4.7 μ F C_{DCDC} load capacitor as shown in 3.4 EFM32 and EFR32 Wireless Gecko Series 2 — DCDC Buck Example. This capacitor should be placed close to the L_{DCDC} inductor and the VREGSW pin.




Figure 2.2. DVDD and DECOUPLE on EFM32 and EFR32 Wireless Gecko Series 2 Devices - DCDC Buck

Note:

 The DECOUPLE pin cannot be used to power any external circuitry. Although DECOUPLE is connected to the output of the internal digital LDO, it is provided solely for the purpose of decoupling this supply and is not intended to power anything other than the internal digital logic of the device.

EFM32 and EFR32 Wireless Gecko Series 2 DVDD Pin - DCDC Boost Mode

For EFR32 Wireless Gecko Series 2 DC-to-DC boost-enabled devices, the VREGVDD pin is either tied internally or should be tied externally to DVDD. This net is the output of the step-up boost DC-DC converter. The converter requires a single external inductor and single external capacitor. The input supply to the boost circuitry is through VBAT pin, and the DC-to-DC converter outputs a nominal 1.8 V at the VREGVDD/DVDD pin. A 10.0 μ F CDCDC load capacitor is recommended across VREGVDD/DVDD and VREGVSS and 2.2 μ H inductor is recommended across VBAT and VREGSW. CDCDC load capacitor should be placed close to the DVDD pin, or VREGVDD pin where available. A capacitor can be placed on the VBAT pin for improved high frequency noise suppression.




Figure 2.3. DVDD and DECOUPLE on EFM32 and EFR32 Wireless Gecko Series 2 Devices - DCDC Boost

Note:

The DECOUPLE pin cannot be used to power any external circuitry. Although DECOUPLE is connected to the output of the internal
digital LDO, it is provided solely for the purpose of decoupling this supply and is not intended to power anything other than the internal digital logic of the device.

2.5 IOVDD

The IOVDD pin(s) provide decoupling for all of the GPIO pins on the device. For proper decoupling when powering IOVDD from the main supply, include a 0.1 µF capacitor per IOVDD pin, along with a 1 µF bulk capacitor. Increase the bulk capacitor value in applications using GPIO to drive heavy and dynamic loads.




Figure 2.4. IOVDD Decoupling

IOVDD can optionally be driven by the output of the DC-to-DC converter when present on a device. This is primarily used when connecting to external devices with different operating voltages than the microcontroller. When powering IOVDD from the output of the DC-to-DC converter, the bulk 1 µF capacitor is not required because the DCDC's 4.7 µF load capacitor fulfills this requirement.

Note: When powering IOVDD from the output of the DCDC, the debug interface must connect the V_{target} pin to IOVDD, and not the main supply. See the 4. Debug Interface and External Reset Pin section for information on the V_{target} pin.

2.6 AVDD

The analog peripheral performance of the device is impacted by the quality of the AVDD power supply. For applications with less demanding analog performance, a simpler decoupling scheme for AVDD may be acceptable. For applications requiring the highest quality analog performance, more robust decoupling and filtering is required.

Note that the number of AVDD analog power pins may vary by device and package.

2.6.1 AVDD Standard Decoupling

The figure below illustrates a standard approach for decoupling the AVDD pin(s). In general, one 1 μ F bulk capacitor (C_{AVDD}), as well as one 10 nF capacitor for each AVDD pin (C_{AVDD} 0 through C_{AVDD} n), must be provided.




Figure 2.5. AVDD Standard Decoupling

2.6.2 AVDD Improved Decoupling

The figure below illustrates an improved approach for decoupling and filtering the AVDD pin(s). In general, one 1 μ F bulk capacitor (C_{AVDD}), as well as one 10 nF capacitor for each AVDD pin (C_{AVDD_0}) through C_{AVDD_n}), must be provided. In addition, a ferrite bead and series 1 Ω resistor provide additional power supply filtering and isolation and is preferred when higher ADC accuracy is required.




Figure 2.6. AVDD Improved Decoupling

Note: AVDD can be driven by the output of the DCDC, when present on a device, so long as analog peripheral inputs are limited to the lower of AVDD and IOVDD. For example, in a system with 3.3 V digital I/O, the current draw of analog peripherals, such as the IADC, can be reduced by allowing the DCDC to supply AVDD and by limiting analog inputs to 1.8 V.

The table below lists some recommended ferrite bead part numbers suitable for AVDD filtering.

Table 2.3. Recommended Ferrite Beads

Manufacturer	Part Number	Impedance	I _{MAX} (mA)	DCR (Ω)	Operating Temperature (°C)	Package
Würth Elec- tronics	74279266	1 kΩ @ 100 MHz	200	0.600	-55 to +125	0603/1608
Würth Elec- tronics	742692004	240 Ω @ 100 MHz	200	0.750	-55 to +125	0201/0603
Murata	BLM21BD102SN1D	1 kΩ @ 100 MHz	200	0.400	-55 to +125	0805/2012

2.7 DC-to-DC Converter

Some EFM32 and EFR32 Wireless Gecko Series 2 devices provide an on-chip DC-to-DC converter (DCDC) that can be used for improved energy efficiency. However, the additional switching noise present on the DCDC output (V_{DCDC}), necessitates the use of specific filtering components.

2.7.1 DCDC — Unused

When the DCDC is not used, the DVDD pin is shorted to the VREGVDD pin. VREGSW must be left floating, and VREGVSS is grounded.




Figure 2.7. Configuration when the DC-DC converter is unused

Note: The bulk capacitor C_{DVDD} is not necessary when VREGVDD is shorted to DVDD and there is a large bulk capacitor (10 μ F in this figure) present on VREGVDD.

2.7.2 DCDC — Powering DVDD

When the DCDC is used, the DCDC must power the DVDD supply (and can optionally power the RFVDD and PAVDD supplies on EFR32 Wireless Gecko Series 2) as shown in the figures below. In this configuration, the DC-to-DC converter output (V_{DCDC}) is connected to DVDD. In addition to providing the DCDC feedback path, the DVDD pin powers the internal digital LDO, which in turn powers the core digital logic.

The system designer should pay particular attention to the characteristics of the DCDC output capacitor (C_{DCDC}) over temperature and bias voltage. Some capacitors, particularly those in smaller packages or using cheaper dielectrics, can experience a dramatic reduction in nominal capacitance in response to temperature changes or as the DC bias voltage increases. Any change that pushes the DCDC output capacitance outside of the data sheet specified limits may impact the stability of the connected supplies (e.g., DVDD, RFVDD, and PAVDD).




Figure 2.8. DC-to-DC Buck Converter Powering DVDD




Figure 2.9. DC-to-DC Boost Converter Powering DVDD

Note: For some Series 2 devices, there are additional DC-DC operating limits which should be observed for performance and reliability. Refer to the device data sheet for additional details.

2.8 Radio (RFVDD & PAVDD) — EFR32 Wireless Gecko Series 2

On all EFR32 Wireless Gecko Series 2 devices, the PAVDD ≥ RFVDD relationship listed in 2.3 Power Supply Requirements is necessary for proper operation. Consequently, in systems where it is possible to run RFVDD at a lower voltage than PAVDD, e.g., a 1.8 V supply is present for DVDD, the lowest current draw is achieved when this option is used.

An application's maximum transmit power determines the required voltage for PAVDD. When greater than 14 dBm is needed and supported by the specific device, operation with PAVDD = 3.3 V is required. Otherwise, PAVDD = 1.8 V achieves the lowest current draw.

This guidance is unchanged when using the DC-to-DC converter integrated on some devices. In other words, connect RFVDD to the DCDC output for the best efficiency. For greater than 14 dBm transmit power on supported devices, PAVDD = 3.3 V is required; otherwise also connect PAVDD to the DCDC output.

2.8.1 RFVDD and PAVDD — Powered from Main Supply

PAVDD and RFVDD can be powered directly from the main supply on EFR32 Wireless Gecko Series 2 devices. The component values for each device can be found in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14.




Figure 2.10. RFVDD and PAVDD Decoupling (2.4 GHz application, both supplies powered from main supply)




Figure 2.11. RFVDD and PAVDD Decoupling (sub-GHz application on EFR32xG23, both supplies powered from main supply)




Figure 2.12. RFVDD and PAVDD Decoupling (sub-GHz application on EFR32xG25 and EFR32xG28, both supplies powered from main supply)

2.8.2 RFVDD and PAVDD — Powered from DCDC

On EFR32xG22 and EFR32xG23 devices, improved power efficiency is achieved using the on-chip DC-DC converter to supply RFVDD and PAVDD. The component values for each device can be found in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14




Figure 2.13. RFVDD and PAVDD Decoupling (2.4 GHz application, both supplies powered from DC-DC converter output)




Figure 2.14. RFVDD and PAVDD Decoupling (sub-GHz application on EFR32xG23, both supplies powered from DC-DC converter output)




Figure 2.15. RFVDD and PAVDD Decoupling (sub-GHz application on EFR32xG25 and EFR32xG28, both supplies powered from DC-DC converter output)

Table 2.4. RFVDD & PAVDD Decoupling Values

Device	Applica- tion	L _{RFVDD}	C _{RFVDD}	C _{RFVDD1}	C _{RFVDD2}	L _{PAVDD}	C _{PAVDD}	C _{PAVDD1}	C _{PAVDD2}
EFR32xG21	2.4 GHz	9.1 nH	47 nF	12 pF	_1	9.1 nH	47 nF	12 pF	_1
EFR32xG22	2.4 GHz	Ferrite bead (BLM18AG 102SN1 or similar) ²	100 nF	120 pF	1	Ferrite bead (BLM18AG 102SN1 or similar) ²	100 nF	120 pF	1
EFR32xG23	Sub-GHz	Ferrite bead (BLM03AG 700SN1 or similar) ³	1.0 µF	100 pF	1	Ferrite bead (BLM03PG 330SN1 or similar) ⁴	0.47 μF	100 pF	1
EFR32xG24 +10 dBm	2.4 GHz	Ferrite bead (BLM03AG 700SN1 or similar) ³	2.2 µF	18 pF	_1	Ferrite bead (BLM03AG 700SN1 or similar) ³	1 μF	120 pF	1
EFR32xG24 +19.5 dBm	2.4 GHz	Ferrite bead (BLM03AG 700SN1 or similar) ³	2.2 µF	18 pF	_1	Ferrite bead (BLM03AG 700SN1 or similar) ³	1 μF	18 pF	0.5 pF
EFR32xG25	Sub-GHz	Ferrite bead (BLM03AG 700SN1 or similar) ³	1.0 μF	100 pF	_1	Ferrite bead (BLM03PG 330SN1 or similar) ⁴	0.47 μF	100 pF	100 pF
EFR32xG27	2.4 GHz	Ferrite bead (BLM18AG 102SN1 or similar) ²	1.0 µF	100 nF	120 pF	Ferrite bead (BLM18AG 102SN1 or similar) ²	1.0 µF	100 nF	120 pF

Device	Applica- tion	L _{RFVDD}	C _{RFVDD}	C _{RFVDD1}	C _{RFVDD2}	L _{PAVDD}	C _{PAVDD}	C _{PAVDD1}	C _{PAVDD2}
EFR32xG28	Sub-GHz and 2.4 GHz	Ferrite bead (BLM03AG 700SN1 or similar) ³	1.0 µF	100 pF	1	Ferrite bead (BLM03PG 330SN1 or similar) ⁴	0.47 μF	100 pF	100 pF

Note:

- 1. Placeholders are not needed on the PCB for devices that do not require C_{RFVDD2}/C_{PAVDD2}.
- 2. DC inductance between 1 μH and 5.2 $\mu H.$ Max. DC resistance between 0.5 Ω and 1 $\Omega.$
- 3. DC inductance around 365nH. Max. DC resistance around 0.4 Ω .
- 4. DC inductance around 139 nH. Max. DC resistance around 0.1 Ω . Low impedance at low frequencies (around 8 Ω max. at 10 MHz). High impedance at high frequencies (around 60 Ω min. at 1 GHz).

3. Example Power Supply Configurations

3.1 EFM32 and EFR32 Wireless Gecko Series 2 — Standard Decoupling Example

The figure below illustrates a standard approach for decoupling an EFM32 and EFR32 Wireless Gecko Series 2 device. The component values for RFVDD and PAVDD for each EFR32 Wireless Gecko Series 2 and application can be found in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14. Refer to Table 2.2 C_{DVDD} Component Values on page 6 for the C_{DVDD} component value.




Figure 3.1. EFM32 and EFR32 Wireless Gecko Series 2 Standard Decoupling Example

Note: The RFVDD and PAVDD supplies and the blocks they power are only present on EFR32 Wireless Gecko Series 2 devices. The figure above shows the PAVDD supply filter for 2.4 GHz applications. Not all devices require C_{PAVDD2} . For sub-GHz applications on EFR32xG23 devices, L_{PAVDD} should be placed between C_{PAVDD1} and the PAVDD pin. For sub-GHz applications on EFR32xG25 and EFR32xG28 devices, L_{PAVDD} should be placed between C_{PAVDD1} and C_{PAVDD2} . See the Radio (RFVDD & PAVDD) section for details.

3.2 EFM32 and EFR32 Wireless Gecko Series 2 — Improved AVDD Filtering Example

In the following figure, a decoupling approach providing better noise suppression and isolation between the digital and analog power pins using a ferrite bead and a resistor is illustrated. This configuration is preferred when higher ADC accuracy is required. Refer to Table 2.3 Recommended Ferrite Beads on page 10 for recommended ferrite bead part numbers. The component values for RFVDD and PAVDD for each EFR32 Wireless Gecko Series 2 and application can be found in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14. Refer to Table 2.2 CDVDD Component Values on page 6 for the CDVDD component value.




Figure 3.2. EFM32 and EFR32 Wireless Gecko Series 2 Improved AVDD Filtering Example

Note: Note that during power-on for EFM32 and EFR32 Wireless Gecko Series 2 devices, the AVDD_x pins must not be powered up after the IOVDD_x and DVDD pins. If the rise time of the power supply is short, the filter in the figure above can cause a significant rise time delay on the AVDD x pins.

Note: The RFVDD and PAVDD supplies and the blocks they power are only present on EFR32 Wireless Gecko Series 2 devices. The figure above shows the PAVDD supply filter for 2.4 GHz applications. Not all devices require C_{PAVDD2} . For sub-GHz applications on EFR32xG23 devices, L_{PAVDD} should be placed between C_{PAVDD1} and the PAVDD pin. For sub-GHz applications on EFR32xG25 and EFR32xG28 devices, L_{PAVDD} should be placed between C_{PAVDD1} and C_{PAVDD2} . See the Radio (RFVDD & PAVDD) section for details.

3.3 EFM32 and EFR32 Wireless Gecko Series 2 — No DCDC Example

For space or cost-sensitive applications or when power efficiency is not a factor, the DC-to-DC converter may be left unused. In this configuration:

- · The DVDD pin must be shorted to VREGVDD
- In addition, AVDD, IOVDD, RFVDD, and PAVDD are all connected to the main supply.
- · VREGSW should be left disconnected.

The component values for RFVDD and PAVDD for each EFR32 Wireless Gecko Series 2 and application can be found in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14. Refer to Table 2.2 C_{DVDD} Component Values on page 6 for the C_{DVDD} component value.




Figure 3.3. EFM32 and EFR32 Wireless Gecko Series 2 No DC-DC

Note: The RFVDD and PAVDD supplies and the blocks they power are only present on EFR32 Wireless Gecko Series 2 devices. The figure above shows the PAVDD supply filter for 2.4 GHz applications. Not all devices require C_{PAVDD2} . For sub-GHz applications on EFR32xG23 devices, L_{PAVDD} should be placed between C_{PAVDD1} and the PAVDD pin. For sub-GHz applications on EFR32xG25 and EFR32xG28 devices, L_{PAVDD} should be placed between C_{PAVDD1} and C_{PAVDD2} . See the Radio (RFVDD & PAVDD) section for details.

3.4 EFM32 and EFR32 Wireless Gecko Series 2 — DCDC Buck Example

EFM32 and EFR32 Wireless Gecko Series 2 applications should use the DCDC to maximize power savings when it is present on a device. When the DCDC is used, supply voltages up to 3.3 V are supported without restriction. For supply voltages between 3.3 V and 3.8 V, see the device data sheet. In addition to the standard decoupling capacitors on each supply net, the DCDC requires an external inductor and output load capacitor. For detailed information on DC-to-DC converter operation, emlib programming, recommended components, and supported power configurations, see application note AN0948.2: EFR32 Series 2 Power Configurations and DC-DC.

When transmit power levels allow doing so, radio applications should use the DCDC to supply DVDD, as well as RFVDD and PAVDD for the best energy efficiency. In this configuration:

- The DCDC output (V_{DCDC}) is connected to DVDD, which powers the internal digital LDO.
- · Both radio power supplies (RFVDD and PAVDD) are also powered from the DCDC output.
- AVDD and IOVDD are connected to the main supply to support higher voltage external interfaces.

The component values for RFVDD and PAVDD for each EFR32 Wireless Gecko Series 2 and application can be found in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14. Refer to Table 2.2 C_{DVDD} Component Values on page 6 for the C_{DVDD} component value.




Figure 3.4. EFR32xG22 Example 2.4 GHz DCDC Power Configuration

Note: The component values shown in this figure are for 2.4 GHz operation on EFR32xG22. The filter component values for RFVDD and PAVDD differ on other devices and for other radio configurations. See the Radio (RFVDD & PAVDD) section for details.




Figure 3.5. EFM32PG22 Example DCDC Power Configuration

3.5 EFM32 and EFR32 Wireless Gecko Series 2 — DCDC Boost Example

EFM32 and EFR32 Wireless Gecko Series 2 applications with EFR32xG27 boost-enabled devices can use the DCDC to operate directly from single-cell Silver Oxide, Alkaline, and other low-voltage battery chemistries. The boost DC-DC configuration has an input range of 0.8 V to 1.65 V and up to 25 mA output current. Additionally, the boost DC-DC converter can be completely shut down using a dedicated input pin BOOST_EN, saving system power during storage and shipping. In addition to the standard decoupling capacitors on each supply net, the DCDC requires a single external inductor and output load capacitor. For detailed information on DC-to-DC converter operation, emlib programming, recommended components, and supported power configurations, see application note AN0948.2: EFR32 Series 2 Power Configurations and DC-DC.

In applications running from battery power, the DCDC is used to supply all other power rails, including AVDD, IOVDD, RFVDD, and PAVDD, for the best energy efficiency. In this configuration:

- The DCDC output (V_{DCDC}) is connected to DVDD (internally except for WLCSP), which powers the internal digital LDO.
- · Both radio power supplies (RFVDD and PAVDD) are also powered from the DCDC output.
- AVDD and IOVDD are also connected to the DCDC output, as this is the highest available voltage for external interfaces in most applications.

The component values for RFVDD and PAVDD for each EFR32 Wireless Gecko Series 2 and application can be found in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14. A 10.0 μ F C_{DCDC} load capacitor is recommended across VREGVDD/DVDD and VREGVSS and 2.2 μ H inductor is recommended across VBAT and VREGSW.




Figure 3.6. EFR32xG27C2x/C3x Example 2.4 GHz DCDC Power Configuration


Note: The component values shown in this figure are for 2.4 GHz operation on EFR32xG27. The filter component values for RFVDD and PAVDD differ on other devices and for other radio configurations. See the Radio (RFVDD & PAVDD) section for details.

4. Debug Interface and External Reset Pin

4.1 Serial Wire Debug

The Serial Wire Debug (SWD) interface is supported by all EFM32 and EFR32 Wireless Gecko Series 2 devices and consists of the SWCLK (clock input) and SWDIO (data in/out) lines, in addition to the optional SWO/SWV (serial wire output/serial wire viewer). The SWO/SWV line is used for instrumentation trace and program counter sampling, and is not needed for flash programming and normal debugging. However, it can be valuable in advanced debugging scenarios, and designers are strongly encouraged to include this along with the other SWD signals.

Connections to the standard ARM 20-pin debug header are shown in the following figure. Pins that are not connected to the microcontroller, power supply, or ground should be left unconnected.



ARM 20 Pin Header

Figure 4.1. EFM32 and EFR32 Wireless Gecko Series 2 SWD Connection to the ARM 20-pin Debug Header

Note: The V_{target} connection does not supply power. The debugger uses V_{target} as a reference voltage for its level translators. If IOVDD is powered by the DC-DC output, V_{target} should be connected to IOVDD, not the main supply.


For additional debug and programming interfaces, see Application Note AN958: Debugging and Programming Interfaces for Custom Designs.

4.2 JTAG Debug

EFM32 and EFR32 Wireless Gecko Series 2 devices optionally support JTAG debug using the TCK (clock), TDI (data input), TDO (data output), and TMS (test mode select) lines. TCK is the JTAG interface clock. TDI carries input data and is sampled on the rising edge of TCK. TDO carries output data and is shifted out on the falling edge of TCK. Finally, TMS is the test mode select signal and is used to navigate through the Test Access Port (TAP) state machine.

Note: The JTAG implementation on EFM32 and EFR32 Wireless Gecko Series 2 devices does not support boundary scan. It can operate in pass-through mode and participate in a chain with other devices that do implement JTAG for firmware programming or boundary scan purposes.

The connection to an ARM 20-pin debug connector is shown in the following figure. Pins with no connection should be left unconnected.



ARM 20 Pin Header

Figure 4.2. EFM32 and EFR32 Wireless Gecko Series 2 JTAG Connection to the ARM 20-pin Debug Header

Note: The V_{target} connection does not supply power. The debugger uses V_{target} as a reference voltage for its level translators.

For additional debug and programming interfaces, see Application Note AN958: Debugging and Programming Interfaces for Custom Designs.

4.3 External Reset Pin (RESETn)

EFM32 and EFR32 Wireless Gecko Series 2 processors are reset by driving the RESETn pin low. A weak internal pull-up device holds the RESETn pin high, allowing it to be left unconnected if no external reset source is required. Also connected to RESETn is a low-pass filter that prevents noise glitches from causing unintended resets. The characteristics of the pull-up device and input filter are identical to those present on any GPIO pin and are specified in the device data sheet.

Note:

- 1. The internal pull-up ensures that the reset is released. When the device is not powered, RESETn must not be connected through an external pull-up to an active supply or otherwise driven high as this could damage the device.
- 2. The RESETn pin is pulled up internally to DVDD. In the case where RESETn is connected to an external signal capable of driving the pin at a voltage different from V_{DVDD}, this internal pull up represents a possible current path, which could cause unwanted power consumption. Examples include connection of RESETn to an external supply/reset monitor, debugger, or coprocessor/multi-chip design. It is recommended that if RESETn is connected to an external device, it be connected only to open drain signals in order to avoid unwanted current consumption when RESETn is not being driven low.

5. External Clock Sources

5.1 Introduction

EFM32 and EFR32 Wireless Gecko Series 2 devices support different external clock sources to provide the high- and low-frequency clocks in addition to the internal LF and HF RC oscillators. Possible external clock sources for both the LF and HF domains are crystals and external oscillators (square or sine wave). This section describes how external clock sources are connected.

For additional information on the external oscillators, refer to the application note, AN0016.2: Oscillator DesignConsiderations . Application notes can be found on the Silicon Labs website (www.silabs.com/32bit-appnotes) or in Simplicity Studio.

5.2 Low-Frequency Clock Sources

An external low-frequency clock can be supplied from a crystal or from an external clock source.

5.2.1 Low-Frequency Crystals

A crystal is connected as shown in the figure below across the LFXTAL_I and LFXTAL_O pins on EFM32 and EFR32 Wireless Gecko Series 2 devices.




Figure 5.1. Low-Frequency Crystal Oscillator

Low frequency crystals connected to EFM32 and EFR32 Wireless Gecko Series 2 devices do not require external load capacitors, as these load capacitors are included on-chip and can be tuned by register bit fields under software control, thus reducing BOM cost and saving space in the PCB footprint. The EFM32 and EFR32 Wireless Gecko Series 2 LFXO supports 32.768 kHz crystals. Check device-specific data sheets for supported crystal load capacitance and ESR values and refer to device-specific reference manuals for on-chip load capacitor tuning instructions.

5.2.2 Low-Frequency External Clocks

EFM32 and EFR32 Wireless Gecko Series 2 devices can source a low-frequency clock from an external source such as a TCXO or VCXO. To select a proper external oscillator, consider specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle, and signal levels. The external clock signal can be either a square wave or a sine wave with a frequency of 32.768 kHz. The external clock source must be connected as shown in Figure 5.2 Low-Frequency External Clock on page 25.

Bypass and buffered input modes are supported for external clock sources. A CMOS square wave that toggles between 0 and V_{IOVDD} volts with a duty cycle of 50% can be used when LFXO_CFG_MODE = DIGEXTCLK, which bypasses the LFXO. An external sine wave source (LFXO_CFG_MODE = BUFEXTCLK) having minimum and maximum amplitudes of 100 mV and 500 mV (200 mVpp and 1.00 Vpp), respectively, can be connected in series with the LFXTAL_I pin and is ac-coupled internally. The sine wave minimum voltage must be higher than ground and the maximum voltage less than V_{IOVDD} . When using either DIGEXTCLK or BUFEXTCLK mode, the LFXTAL_O pin is free to be used as a general purpose GPIO.




Figure 5.2. Low-Frequency External Clock

5.3 High Frequency Clock Sources

An external high-frequency clock can be supplied from a crystal or from an external clock source.

5.3.1 High-Frequency Crystals

A crystal is connected as shown in Figure 5.3 High-Frequency Crystal Oscillator on page 25 across the HFXTAL_I and HFXTAL_O pins on EFM32 and EFR32 Wireless Gecko Series 2 devices.

External load capacitors are not required on EFM32 and EFR32 Wireless Gecko Series 2 devices. These have been moved on-chip and can be tuned by register bit fields under software control, thus reducing BOM cost and saving space in the PCB footprint. Check device-specific data sheets for the supported range of crystal frequencies, load capacitance tuning, and ESR values. In particular, specific crystal frequencies are mandatory when using on-chip radios and their associated protocol stacks; use of other values is expressly **not** supported.




Figure 5.3. High-Frequency Crystal Oscillator

5.3.2 High-Frequency External Clocks

EFM32 and EFR32 Wireless Gecko Series 2 devices can source a high-frequency clock from an external source such as a TCXO or VCXO. To select a proper external oscillator, consider specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle, and signal levels. The external clock signal can be either a square wave or a sine wave with a frequency in accordance with the device data sheet. The external clock source must be connected as shown in Figure 5.4 High-Frequency External Clock on page 26.

Unlike the LFXO, which has specific modes for a buffered or digital external clock, the HFXO has more limited external clock input flexibility. When a crystal is not used, the external clock signal must be a sine wave (HFXO_CFG_MODE = EXTCLK) having minimum and maximum amplitudes of 275 mV and 600 mV (550 mVpp and 1.20 Vpp), respectively, and must be connected in series with the HFXTAL_I pin. EFM32 and EFR32 Wireless Gecko Series 2 devices support both external and internal ac coupling of the input clock signal. The sine wave minimum voltage must be higher than ground and the maximum voltage less than 1.2 V.




Figure 5.4. High-Frequency External Clock

6. Revision History

Revision 1.5

June 2023

- Added EFR32xG28 and EFM32xG28 to 1. Device Compatibility and 2. Power Supply Overview
- Added more detail to 2.3 Power Supply Requirements

Revision 1.4

April 2023

- Added EFR32BG27 and EFR32MG27 to 1. Device Compatibility, 2. Power Supply Overview, and 3. Example Power Supply Configurations.
- Added DCDC Boost configuration to 3. Example Power Supply Configurations.

Revision 1.3

February 2023

- Added EFR32FG25 to 1. Device Compatibility, 2. Power Supply Overview, and 3. Example Power Supply Configurations.
- Removed incorrect C_{DVDD} value in footnote of 2.4 DVDD and DECOUPLE.
- Updated language regarding L_{PAVDD} location in footnote of Figure 3.1 EFM32 and EFR32 Wireless Gecko Series 2 Standard Decoupling Example on page 16, Figure 3.2 EFM32 and EFR32 Wireless Gecko Series 2 Improved AVDD Filtering Example on page 17, and Figure 3.3 EFM32 and EFR32 Wireless Gecko Series 2 No DC-DC on page 18.

Revision 1.2

July 2022

- · Modified minimum sine wave amplitude for external oscillator driving HFXTAL I 5.3.2 High-Frequency External Clocks
- Added peak-to-peak voltages for 5.2.2 Low-Frequency External Clocks and 5.3.2 High-Frequency External Clocks

Revision 1.1

June 2022

- Added C_{PAVDD2} to 2.4 GHz application power supply figures.
- Removed C_{REVDD2} and C_{PAVDD2} from Sub GHz application power supply figures.
- Replaced EFR32xG22's L_{RFVDD} and L_{PAVDD} ferrite bead recommendation from BLM15AG102SN1 to BLM18AG102SN1 in Table
 2.4 RFVDD & PAVDD Decoupling Values on page 14.
- · Added footnote for alternative recommendations for ferrite beads in Table 2.4 RFVDD & PAVDD Decoupling Values on page 14.

Revision 1.0

May, 2022

EFM32PG23 added to 1. Device Compatibility and 3. Example Power Supply Configurations.

Revision 0.9

March, 2022

- Added EFR32BG24 and EFR32MG24 to 1. Device Compatibility.
- Added EFR32BG24 and EFR32MG24 to Power Supply and Example Power Supply Configurations.

Revision 0.80

December, 2021

- Added EFR32ZG23 to 1. Device Compatibility.
- Updated Figure 3.1 EFM32 and EFR32 Wireless Gecko Series 2 Standard Decoupling Example on page 16 and Figure 3.2 EFM32 and EFR32 Wireless Gecko Series 2 Improved AVDD Filtering Example on page 17 recommended CAVDD value to 1.0 μF.
- Updated Radio (RFVDD & PAVDD) frequency application and fixed typographic error for PAVDD filtering capacitor component value.
- Updated voltage specifications in 5.3.2 High-Frequency External Clocks.

Revision 0.601

September, 2021

- Removed EFR32BG23 and EFR32MG23 from 1. Device Compatibility.
- Restored EFM32PG22 content from revision 0.51 that was not present in revision 0.60.

Revision 0.60

August, 2020

- Added EFR32xG23 to 1. Device Compatibility.
- Added sub-GHz RFVDD and PAVDD power configurations and component values in Radio (RFVDD & PAVDD).
- Added EFR32xG23 radio power configuration options to Radio (RFVDD & PAVDD).
- · Improved clarity of figures and descriptions throughout.

Revision 0.51

January, 2021

- · EFM32PG22 added to 1. Device Compatibility.
- Added EFM32PG22 to Power Supply and Example Power Supply Configurations.
- Added new notes in 2.3 Power Supply Requirements section to provide clarity.
- · Improved clarity of figures and descriptions throughout.

Revision 0.5

June, 2020

 Added required amplitude of a sine wave oscillator input in 5.2.2 Low-Frequency External Clocks and 5.3.2 High-Frequency External Clocks.

Revision 0.4

April, 2020

- Added information about EFR32xG22 in 2.4 DVDD and DECOUPLE, 2.5 IOVDD and 2.6 AVDD sections.
- Added reference to 2.4 DVDD and DECOUPLE section for C_{DVDD} value in 3.1 EFM32 and EFR32 Wireless Gecko Series 2 —
 Standard Decoupling Example and 3.1 EFM32 and EFR32 Wireless Gecko Series 2 Standard Decoupling Example sections.
- Updated C_{IOVDD} value in 3.3 EFM32 and EFR32 Wireless Gecko Series 2 No DCDC Example and 3.4 EFM32 and EFR32 Wireless Gecko Series 2 DCDC Buck Example sections.

Revision 0.3

March, 2020

- · Added reference to AN933.2 in the front page.
- Added EFR32xG22 to 1. Device Compatibility...
- Added 2.7 DC-to-DC Converter to add support for EFR32xG22.
- Added information regarding powering RFVDD and PAVDD from Main Supply and DC-DC converter output in 2.8 Radio (RFVDD & PAVDD) — EFR32 Wireless Gecko Series 2.
- Added information about EFR32xG22 in 3. Example Power Supply Configurations.
- · Removed references to ceramic resonator in 5. External Clock Sources.
- Removed references to external square wave source in 5.3 High Frequency Clock Sources.

Revision 0.2

December, 2019

· Added reference to AN958 in 4.1 Serial Wire Debug and 4.2 JTAG Debug.

Revision 0.1

February, 2019

· Initial revision.





IoT Portfolio www.silabs.com/IoT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support & Community www.silabs.com/community

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such unauthorized applications. Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these term

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, ThreadArch®, EZLink®, EZRadio®, EZRadio®, Cecko®, Gecko®, Gecko OS, Gecko OS Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA