

RISC-V

Reference Data v2.2

MNEMONIC F lb	 	Load Byte Load Halfword Load Word Load Byte Unsigned	DESCRIPTION (in Verilog) R[rd]={24'bM[](7),M[R[rs1]+ imm](7:0)} R[rd]={16'bM[](15),M[R[rs1]+ imm](15:0)} R[rd]=M[R[rs1]+imm]	4)	SYNTAX Ib rd,imm(rs1) Ih rd,imm(rs1)	OPCODE 0000011 0000011	000	3 FUNCT7 RS2	03/0
lh I I I I I I I I I I I I I I I I I I I	 	Load Halfword Load Word Load Byte Unsigned	$R[rd]=\{16'bM[](15),M[R[rs1]+imm](15:0)\}$,					
lbu I lhu I addi I slli I slti I sltiu I xori I srai I ori I andi I auipc U sh S	 	Load Word Load Byte Unsigned					001		03/1
lhu I addi I slli I slti I sltiu I srli I srai I ori I andi I auipc Sb Ssh	I I	Load Byte Unsigned			lw rd,imm(rs1)	0000011	010		03/2
addi	l		R[rd]={24'b0,M[R[rs1]+imm](7:0)}		lbu rd,imm(rs1)	0000011	100		03/4
slli slti slti slti sltiu sltiu sri srli srai srai srai sandi sandi sauipc sb ssh ss	•	Load Halfword Unsigned	R[rd]={16'b0,M[R[rs1]+ imm](15:0)}		lhu rd,imm(rs1)	0000011	101		03/5
slli slti slti slti sltiu sltiu sri srli srai srai srai sandi sandi sauipc sb ssh ss	l	Add Immediate	R[rd]=R[rs1]+imm		addi rd,rs1,imm	0010011	000		13/0
slti I sltiu I sltiu I xori I srli I srai I ori I andi I auipc Sb Ssh	•	Shift Left Logical Imm	R[rd]=R[rs1]< <imm< td=""><td></td><td>slli rd,rs1,imm</td><td>0010011</td><td>001</td><td>0000000</td><td>13/1/00</td></imm<>		slli rd,rs1,imm	0010011	001	0000000	13/1/00
sltiu xori xori srli srai srai srai sandi sandi sandi sandi sb ssh ssh	ı	Set Less Than Immediate	R[rd]=(R[rs1] <imm)?1:0< td=""><td></td><td>slti rd,rs1,imm</td><td>0010011</td><td>010</td><td>000000</td><td>13/2</td></imm)?1:0<>		slti rd,rs1,imm	0010011	010	000000	13/2
xori srli srli srai sr	i I	Set Less Than Imm Unsig	R[rd]=(R[rs1] <imm)?1:0< td=""><td>2)</td><td>sltiu rd,rs1,imm</td><td>0010011</td><td>011</td><td></td><td>13/3</td></imm)?1:0<>	2)	sltiu rd,rs1,imm	0010011	011		13/3
srli I srai I ori I andi I auipc I sb Sh	i	XOR Immediate	R[rd]=R[rs1]^imm	- /	xori rd,rs1,imm	0010011	100		13/4
srai I ori I andi I auipc U sb S sh S		Shift Right Logical Imm	R[rd]=R[rs1]>>imm		srli rd,rs1,imm	0010011	101	0000000	13/5/00
ori I andi I auipc U sb S sh S	i	Shift Right Arith Imm	R[rd]=R[rs1]>>>imm	5)	srai rd,rs1,imm	0010011	101	0100000	13/5/20
andi I auipc U sb S		OR Immediate	R[rd]=R[rs1] imm	٦)	ori rd,rs1,imm	0010011	110	0100000	13/6
auipc (sb S	•	AND Immediate	R[rd]=R[rs1] & imm		andi rd,rs1,imm	0010011	111		13/7
sb S		Add Upper Immediate to PC			auipc rd,imm	0010011	111		17
sh S		Store Byte	M[R[rs1]+imm](7:0)=R[rs2](7:0)		sb rs2,imm(rs1)	0100011	000		23/0
-		•	M[R[rs1]+imm](15:0)=R[rs2](15:0)		sh rs2,imm(rs1)	0100011	000		23/1
5 W		Store Word					010		23/2
	s R		M[R[rs1]+imm]=R[rs2]		sw rs2,imm(rs1)	0100011		0000000	•
		Add	R[rd]=R[rs1]+R[rs2]		add rd,rs1,rs2	0110011	000	0000000	33/0/00
	R	Subtract	R[rd]=R[rs1]-R[rs2]		sub rd,rs1,rs2	0110011	000	0100000	33/0/20
	R	Shift Left Logical	R[rd]=R[rs1]< <r[rs2]< td=""><td></td><td>sll rd,rs1,rs2</td><td>0110011</td><td>001</td><td>0000000</td><td>33/1/00</td></r[rs2]<>		sll rd,rs1,rs2	0110011	001	0000000	33/1/00
	R	Set Less Than Unsigned	R[rd]=(R[rs1] <r[rs2])?1:0< td=""><td>21</td><td>slt rd,rs1,rs2</td><td>0110011</td><td>010</td><td>0000000</td><td>33/2/00</td></r[rs2])?1:0<>	21	slt rd,rs1,rs2	0110011	010	0000000	33/2/00
	R	Set Less Than Unsigned	R[rd]=(R[rs1] <r[rs2])?1:0< td=""><td>2)</td><td>sltu rd,rs1,rs2</td><td>0110011</td><td>011</td><td>0000000</td><td>33/3/00</td></r[rs2])?1:0<>	2)	sltu rd,rs1,rs2	0110011	011	0000000	33/3/00
	R	XOR	R[rd]=R[rs1]^R[rs2]		xor rd,rs1,rs2	0110011	100	0000000	33/4/00
	R		R[rd]=R[rs1]>>R[rs2]	۲,	srl rd,rs1,rs2	0110011	101	0000000	33/5/00
	R	Shift Right Arithmetic	R[rd]=R[rs1]>>>R[rs2]	5)	sra rd,rs1,rs2	0110011	101	0100000	33/5/20
	R		R[rd]=R[rs1] R[rs2]		or rd,rs1,rs2	0110011	110	0000000	33/6/00
	R		R[rd]=R[rs1] & R[rs2]		and rd,rs1,rs2	0110011	111	0000000	33/7/00
	U	Load Upper Immediate	R[rd]={imm,12'b0}		lui rd,imm	0110111			37
	В	•	if(R[rs1]=R[rs2]) PC=PC+{imm,1'b0}		beq rs1,rs2,imm	1100011	000		63/0
	В	•	if(R[rs1]!=R[rs2]) PC=PC+{imm,1'b0}		bne rs1,rs2,imm	1100011	001		63/1
	В	Branch if Less Than	if(R[rs1] <r[rs2]) pc="PC+{imm,1'b0}</td"><td></td><td>blt rs1,rs2,imm</td><td>1100011</td><td>100</td><td></td><td>63/4</td></r[rs2])>		blt rs1,rs2,imm	1100011	100		63/4
-	В	•	if(R[rs1]>=R[rs2]) PC=PC+{imm,1'b0}		bge rs1,rs2,imm	1100011	101		63/5
	В	Branch Less Than Unsign	if(R[rs1] <r[rs2]) pc="PC+{imm,1'b0}</td"><td>2)</td><td>bltu rs1,rs2,imm</td><td>1100011</td><td>110</td><td></td><td>63/6</td></r[rs2])>	2)	bltu rs1,rs2,imm	1100011	110		63/6
_	В		if(R[rs1]>=R[rs2]) PC=PC+{imm,1'b0}	2)	bgeu rs1,rs2,imm	1100011	111		63/7
jalr [R[rd]=PC+4; PC=(R[rs1]+imm)&(!1)	3)	jalr rd,rs1,imm	1100111	000		67/0
jal J	J	•	R[rd]=PC+4; PC=PC+{imm,1'b0}		jal rd,imm	1101111			6F
ecall	ı		Transfer control to environment system		ecall	1110011	000	000000 00000	73/0/000
csrrw	I	CSR Read & Write	R[rd]=C[CSR]; C[CSR]=R[rs1]		csrrw rd,CSR,rs1	1110011	001		73/1
csrrs	I		R[rd]=C[CSR]; C[CSR]=C[CSR] R[rs1]		csrrs rd,CSR,rs1	1110011	010		73/2
csrrc	I	CSR Read & Clear	R[rd]=C[CSR]; C[CSR]=C[CSR]&!R[rs1]		csrrc rd,CSR,rs1	1110011	011		73/3
csrrwi	I	CSR Read & Write Imm	R[rd]=C[CSR]; C[CSR]=imm		csrrwi rd,CSR,imm	1110011	101		73/5
csrrsi	I	CSR Read & Set Imm	R[rd]=C[CSR]; C[CSR]=C[CSR] imm		csrrsi rd,CSR,imm	1110011	110		73/6
csrrci	I	CSR Read & Clear Imm	R[rd]=C[CSR]; C[CSR]=C[CSR]&!imm		csrrci rd,CSR,imm	1110011	111		73/7
mul F	R	Multiply	R[rd]=R[rs1]*R[rs2](31:0)		mul rd,rs1,rs2	0110011	000	0000001	33/0/01
mulh F	R	Multiply upper Half	R[rd]=R[rs1]*R[rs2](63:32)		mulh rd,rs1,rs2	0110011	001	0000001	33/1/01
mulhsu F	R	Mult upper Half Sign/Uns	R[rd]=R[rs1]*R[rs2](63:32)	6)	mulhsu rd,rs1,rs2	0110011	010	0000001	33/2/01
mulhu F	R	Mult upper Half Unsig	R[rd]=R[rs1]*R[rs2](63:32)	2)	mulhu rd,rs1,rs2	0110011	011	0000001	33/3/01
div F	R	Divide	R[rd]=(R[rs1]/R[rs2])		div rd,rs1,rs2	0110011	100	0000001	33/4/01
divu F	R	Divide Unsigned	R[rd]=(R[rs1]/R[rs2])	2)	divu rd,rs1,rs2	0110011	101	0000001	33/5/01
rem F	R	Remainder	R[rd]=(R[rs1]%R[rs2])		rem rd,rs1,rs2	0110011	110	0000001	33/6/01
remu F	R	Remainder Unsigned	R[rd]=(R[rs1]%R[rs2])	2)	remu rd,rs1,rs2	0110011	111	0000001	33/7/01
fadd.s F	R	Float Point Add	F[rd]=F[rs1]+F[rs2]		fadd.s rd,rs1,rs2	1010011	rm	0000000	53/rm/00
fclass.s F	R		R[rd]=class(F[rs1])	8)	fclass.s rd,rs1	1010011	001	1110000	53/1/E0
	R	Convert from Integer	F[rd]=float(R[rs1])		fcvt.s.w rd,rs1	1010011	rm	1101000 00000	
fcvt.s.wu	R		F[rd]=float(R[rs1])	2)	fcvt.s.wu rd,rs1	1010011	rm	1101000 00001	53/rm/D01
fcvt.w.s	R	Convert to Integer	R[rd]=integer(F[rs1])		fcvt.w.s rd,rs1	1010011	rm	1100000 00000	
fcvt.wu.s			R[rd]=integer(F[rs1])	2)	fcvt.wu.s rd,rs1	1010011	rm	1100000 00001	53/rm/C01
	R	Float Point Divide	F[rd]=F[rs1]/F[rs2]	,	fdiv.s rd,rs1,rs2	1010011	rm	0001100	53/rm/0C
	R		R[rd]=(F[rs1]==F[rs2])?1:0		feq.s rd,rs1,rs2	1010011	010	1010000	53/2/50
_	R		R[rd]=(F[rs1]<=F[rs2])?1:0		fle.s rd,rs1,rs2	1010011	000	1010000	53/0/50
	R		R[rd]=(F[rs1] <f[rs2])?1:0< td=""><td></td><td>flt.s rd,rs1,rs2</td><td>1010011</td><td>001</td><td>1010000</td><td>53/1/50</td></f[rs2])?1:0<>		flt.s rd,rs1,rs2	1010011	001	1010000	53/1/50
flw	L	Float Point Load	F[rd]=M[R[rs1]+imm]		flw rd,imm(rs1)	0000111	010		07/2
	R		F[rd]=W[R[rs1]>F[rs2])?F[rs1]: F[rs2]		fmax.s rd,rs1,rs2	1010011	001	0010100	53/1/14
	R	FP Minimum	F[rd]=(F[rs1] <f[rs2])?f[rs1]: f[rs2]<="" td=""><td></td><td>fmin.s rd,rs1,rs2</td><td>1010011</td><td>000</td><td>0010100</td><td>53/0/14</td></f[rs2])?f[rs1]:>		fmin.s rd,rs1,rs2	1010011	000	0010100	53/0/14
	R	Float Point Multiply	F[rd]=F[rs1]*F[rs2]		fmul.s rd,rs1,rs2	1010011	rm	0001000	53/rm/08
	r R	Move from Integer	F[rd]=R[rs1]		fmv.s.x rd,rs1	1010011	000	1111000 00000	53/0/F00
	r R	Move to Integer	R[rd]=F[rs1]		fmv.x.s rd,rs1	1010011	000	1111000 00000	53/0/F00 53/0/E00
	R	Sign source	F[rd]={F[rs2](31),F[rs1](30:0)}		fsgnj.s rd,rs1,rs2	1010011	000	0010000	53/0/10
		•			fsgnjn.s rd,rs1,rs2			0010000	
	R	Negative Sign source XOR Sign source	F[rd]={!F[rs2](31),F[rs1](30:0)}		fsgnjn.s rd,rs1,rs2		001	0010000	53/1/10 53/2/10
		•	F[rd]={F[rs2](31)^F[rs1](31), F[rs1](30:0)}				010		
	R	•	F[rd]=sqrt(F[rs1])		fsqrt.s rd,rs1	1010011	rm	0101100 00000	53/rm/580
	R	Float Point Subtract	F[rd]=F[rs1]-F[rs2]		fsub.s rd,rs1,rs2	1010011	rm 010	0000100	53/rm/04
	S R	Float Point Store User Return	M[R[rs1]+imm]=F[rs2] PC=CSR[UEPC] and other settings		fsw rs2,imm(rs1) uret	0100111 1110011	010 000	0000000 00010	27/2

	NOTES
)	Operation assumes unsigned integers (instead 2's complement)
3)	The least significant bit of the branch address in jalr is set to 0
!)	(signed) Load instructions extend the sign bit of data
)	Replicates the sign bit to fill in the leftmost bits of the result during right shift
)	Multiply with one operand signed and one unsigned
3)	Classify writes a 10-bit mask to show which properties are true (e.g. –inf, -0, +0, +inf, denorm)

CORE INSTRUCTION FORMATS

R

The immediate field is sign-extended in RISC-V

31 25	24 20	19 15	14 12	11 7	6	0
funct7	rs2	rs1	funct3	Rd	opcode	
imm[11:0]	rs1	funct3	Rd	opcode	
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	
imm[12 10:5]	imm[12 10:5] rs2		funct3	imm[4:1 11]	opcode	
	imm[31:1	L2]		Rd	opcode	
iı	nm[20 10:1 1	Rd	opcode			

PSEUDO INS	TRUCTIONS	*non-exhaustive list
MNEMONIC	NAME	DESCRIPTION
beqz	Branch == Zero	If(R[rs1]==0) PC=PC+{imm,1'b0}
bnez	Branch != Zero	If(R[rs1]!=0) PC=PC+{imm,1'b0}
fabs.s	Absolut Value	F[rd]=(F[rs1]<0)?-F[rs1]:F[rs1]
fmv.s	FP move	F[rd]=F[rs1]
fneg.s	FP negate	F[rd]=-F[rs1]
Ė	Jump	PC={imm,1'b0}
jr	Jump Register	PC=R[rs1]
la	Load Address	R[rd]=address
li	Load Immediate	R[rd]=immediate
mv	Move	R[rd]=R[rs1]
neg	Negate	R[rd]=-R[rs1]
nop	No Operation	R[zero]=R[zero]+zero
not	Not	R[rd]=!R[rs1]
ret	Return	PC=R[ra]
seqz	Set if == Zero	R[rd]=(R[rs1]==0)?1:0
snez	Set if != Zero	R[rd]=(R[rs1]!=0)?1:0

	Decim	Binary P	refix		
mili(m)	10 ⁻³	kilo(k)	10 ³	kibi(ki)	2 ¹⁰
micro(μ)	10 ⁻⁶	Mega(M)	10 ⁶	Mebi(Mi)	2 ²⁰
nano(n)	10 ⁻⁹	Giga(G)	10 ⁹	Gibi(Gi)	2 ³⁰
pico(p)	10 ⁻¹²	Tera(T)	10 ¹²	Tebi(Ti)	2 ⁴⁰
femto(f)	10 ⁻¹⁵	Peta(P)	10 ¹⁵	Pebi(Pi)	2 ⁵⁰
atto(a)	10 ⁻¹⁸	Exa(E)	10 ¹⁸	Exbi(Ei)	2 ⁶⁰
zepto(z)	10 ⁻²¹	Zetta(Z)	10 ²¹	Zebi(Zi)	2 ⁷⁰
yocto(y)	10 ⁻²⁴	Yotta(Y)	10 ²⁴	Yobi(Yi)	2 ⁸⁰

	CSR Listing							
Number	Privilege	Name	Description					
0x000	URW	ustatus	Status register					
0x001	URW	fflags	FP accrued exceptions					
0x002	URW	frm	FP dynamic rounding mode					
0x003	URW	fcsr	FP control and status (frm+fflags)					
0x004	URW	uie	Interrupt-enable					
0x005	URW	utvec	Trap handler base					
0x040	URW	uscratch	Scratch register					
0x041	URW	uepc	Exception program counter					
0x042	URW	ucause	Trap cause					
0x043	URW	utval	Bad address or instruction					
0x044	URW	uip	Interrupt pending					
0xC00	URO	cycle	Cycle counter					
0xC01	URO	time	Timer					
0xC02	URO	instret	Instruction-retired counter					
0xC80	URO	cycleh	Upper 32 bits of cycle					
0xC81	URO	timeh	Upper 32 bits time					
0xC82	URO	instreth	Upper 32 bits instret					

IEEE 754 FLOATING-POINT STANDARD

 $(-1)^S \times (1 + Fraction) \times 2^{(Expoent-Bias)}$

Half-precision Bias = 15 Single-Precision Bias = 127 Double-Precision Bias = 1023 Quad-Precision Bias = 16383

IEEE Half, Single, Double, and Quad-Precision Formats:

ς	Exponent	Fraction	
45			
15	14:10	9:0	
S	Exponent	Fraction	
31	30:23	22:0	
S	Exponent	F	Fraction
63	62:52		51:0
S	Exponent		Fraction
127	126:112		111:0

FCSR (Float-point Control and Status Register

FCSR (Float-point Control and Status Register)										
31	***	8	7	6	5	4	3	2	1	0
Reserved		Round Mode			NV	DZ	OF	UF	NX	

Round Mode(rm)

000	to even
001	to zero
010	to -∞
011	to +∞
100	to max mag
111	N.A. (Rars)

Flags

NV	Invalid Operation
DZ	Divide by Zero
OF	Overflow
UF	Underflow
NX	Inexact

REGISTER NAME, USE, CALLING CONVENTION

	E, USE, CALLING		
REGISTER	NAME	USE	SAVED?
x0	zero	The constant value 0	N.A.
x1	ra	Return Address	No
x2	sp	Stack Pointer	Yes
x3	gp	Global Pointer	
x4	tp	Thread Pointer	
x5-x7	t0-t2	Temporaries	No
x8	s0/fp	Saved Register/Frame Pointer	Yes
x9	s1	Saved Register	Yes
x10-x11	a0-a1	Function Arguments/Return Values	No
x12-x17	a2-a7	Function Arguments	No
x18-x27	s2-s11	Saved Registers	Yes
x28-x31	t3-t6	Temporaries	No
f0-f7	ft0-ft7	FP Temporaries	No
f8-f9	fs0-fs1	FP Saved Registers	Yes
f10-f11	fa0-fa1	FP Function Arguments/Return Values	No
f12-f17	fa2-fa7	FP Function Arguments	No
f18-f27	fs2-fs11	Saved Registers	Yes
f28-f31	ft8-ft11	Temporaries	No

Service	a7	Input	Output
Print Integer	1	a0=integer	Print an Integer on console
Print Float	2	fa0=float	Print a Float on console
Print String	4	a0=address of the string	Print a null-terminated string
Read Integer	5		Return in a0 the integer read from console
Read Float	6		Return in fa0 the float read from console
Read String	8	a0=buffer address,	Return in a0 address the string read from
Read String	٥	a1=max num characters	console
Print Char	11	a0=char (ASCII)	Print a char a0 (ASCII)
Exit	10		Return to operational system
Read Char	12		Return in a0 the ASCII code of a pressed
Read Char	12		key
Time	30		Return in {a1,a0} the system time
Sleep	32	a0=time(ms)	Sleep for a0 milliseconds
Print Int Hex	34	a0=integer	Print an integer a0 in hexadecimal
Rand	41		Return a random number in a0