Measuring Hardware Counters for HPC Application Phase Detection

Gabriel B. Moro and Lucas M. Schnorr {gbmoro,schnorr}@inf.ufrgs.br









XIV Workshop de Processamento Paralelo e Distribuído UFRGS, Porto Alegre, 2nd September 2016

Introduction

Motivation:

- Memory-bound: programs with misses cache rate considerable (e.g. Breadth-First Search)
- CPU-bound: programs limited by processing (e.g. Matrices Multiplication)
- Programs can have fragments more Memory-bound than others more CPU-bound (e.g. Fourier Transform)

Objective:

 Measure hardware counters at every given time interval to discover memory-bound regions

Related Works

Spiliopoulos et al [1]:

- Tool that analyzes the behavior of sequential application (the concept of phases);
- Based on cache misses of different caches' levels.

Laurenzano et al [2]:

Finer granularity for each application loop.

Related Works


Freeh et al.[3]:

- Define the most suitable frequency for each phase of MPI applications;
- Analyse of the best frequency for each node.

Millani and Schnorr [4]:

- OpenMP applications
- Analyse of parallel regions of programs
- Manual instrumentation of code to identify

Methodology



Preliminary Results: NPB-FT, B Class




Figure: Sampling interval - 100 milliseconds.

Preliminary Results: NPB-LU, B Class




Figure: Sampling interval - 100 milliseconds.

Preliminary Results : NPB-CG, B Class




Figure: Sampling interval - 50 milliseconds.

Conclusion

Contributions:

- Fine-granularity to identify the <u>memory-bound regions</u> of parallel application several timestamps;
- Lower overhead of measurement.

Future work:

- <u>Automatically</u> identify the memory-bound regions based on the hardware counters
- Reducing the power consumption of parallel applications (use of DVFS approach)

References



Spiliopoulos, Vasileios and Sembrant, Andreas and Kaxiras, Stefanos (2012)

Power-Sleuth: A Tool for Investigating Your Program's Power Behavior

IEEE



Laurenzano, Michael A and Meswani, Mitesh and Carrington, Laura and Snavely, Allan and Tikir, Mustafa M and Poole, Stephen (2011)

Reducing energy usage with memory and computation-aware dynamic frequency scaling

Springer

References

Freeh, Vincent W and Pan, Feng and Kappiah, Nandini and Lowenthal, David K and Springer, Robert (2005)

Exploring the energy-time tradeoff in mpi programs on a power-scalable cluster

IEEE

Millani, Luis Felipe and Schnorr, Lucas Mello (2016)
Computation-Aware Dynamic Frequency Scaling: Parsimonious
Evaluation of the Time-Energy Trade-off Using Design of
Experiments
3rd International Workshop on Reproducibility in Parallel
Computing (REPPAR)

Acknowledgements

The results reported in this study were generated in virtue of the agreement between Hewlett Packard Enterprise (HPE) and the Federal University of Rio Grande do Sul (UFRGS), financed by resources in return for the exemption or reduction of the IPI tax, granted by Brazilian Law nº 8248, 1991, and its subsequent updates.

Thank you for your attention!