

Measuring Hardware Counters for HPC Application Phase Detection

Gabriel B. Moro and Lucas M. Schnorr
{gbmoro,schnorr}@inf.ufrgs.br



XIV Workshop de Processamento Paralelo e Distribuído
UFRGS, Porto Alegre, September-2nd-2016

Introduction

Motivation:

- Memory-bound: programs with misses cache rate considerable (e.g. Breadth-First Search)
- CPU-bound: programs limited by processing (e.g. Matrices Multiplication)
- Programs can have fragments more Memory-bound than others more CPU-bound (e.g. Fourier Transform)

Objective:

- Measure hardware counters at every given time interval to discover memory-bound regions

Spiliopoulos et al., 2012:

- Tool that analyzes the behavior of sequential application (the concept of phases)
- Based on cache misses of different caches' levels

Laurenzano et al., 2011:

- Finer granularity for each application loop


Freeh et al., 2005:

- Define the most suitable frequency for each phase of MPI applications
- Analyse of the best frequency for each node

Millani and Schnorr 2016:

- OpenMP applications
- Analyse of parallel regions of programs
- Manual instrumentation of code to identify

Methodology



Beagle1:

- 2 x Intel (R) Xeon (R) E5-2650 CPU 2.00 GHz
 - 8 physical cores
 - Hyper-Threading tecnology

Preliminary Results : NPB-FT, B Class




Figure : Sampling interval - 100 milliseconds.

Preliminary Results : NPB-LU, B Class




Figure : Sampling interval - 100 milliseconds.

Preliminary Results : NPB-CG, B Class




Figure : Sampling interval - 50 milliseconds.

Conclusion

Contributions:

- Fine-granularity to identify the memory-bound regions of parallel application several timestamps
- Lower overhead of measurement

Future work:

- Automatically identify the memory-bound regions based on the hardware counters
- Reducing the power consumption of parallel applications (use of DVFS approach)

Thank you

Thank you for your attention!

Gabriel Bronzatti Moro

- gbmoro@inf.ufrgs.br