

AAD - Assignment 2

107474-Joseane Pereira

109050-Gabriel Costa

Universidade de Aveiro, DETI

December 27, 2024

Contents

1	Introduction	3
2	Implementations	3
2.1	Single-Cycle Accumulator	3
2.2	Pipelined Accumulator	4
2.3	Shift Accumulator	4
3	Components	6
4	Testing	6
5	Results and Analysis	7
6	Conclusions	7

1 Introduction

This assignment focuses on the implementation and analysis of different accumulator designs in VHDL, including a single-cycle version, a pipelined version, and versions with shift functionality.

2 Implementations

2.1 Single-Cycle Accumulator

As suggested with provided starting point the basic accumulator was implemented in `accumulator_single_cycle.vhd` with the following features:

- Simple write and read ports
- Direct accumulation without pipelining
- Basic addition functionality




Figure 1: Single-cycle accumulator block diagram

2.2 Pipelined Accumulator

The pipelined version `accumulator_pipeline.vhd` improves upon the basic design by:

- Adding pipeline stages to improve throughput
- Using registers to stabilize signals
- Implementing hazard detection




Figure 2: Pipelined accumulator block diagram

2.3 Shift Accumulator

We implemented a version of the accumulator using a barrel Shifter for both the pipelined and single cycle version (`shift_accumulator_pipeline.vhd` and `shift_accumulator.vhd`) both of wich improve upon the basic design by:

- Dynamic shift operations on input data
- Configurable shift amounts

- Integration with the accumulation logic




Figure 3: Shift accumulator sigle sycle block diagram

