Arquiteturas de Alto Desempenho 2024/2025

Second practical assignment — VHDL description and simulation of an indexed accumulator

Tomás Oliveira e Silva

1 Work to be done

The main purpose of this assignment is to write a VHDL description of a sequential logic circuit that implements the following C function (uint4 is a 4-bit unsigned integer, uint8 is a 8-bit unsigned integer):

```
uint8 acc(uint4 write_addr,uint8 write_inc,uint4 read_addr)
{
  static uint8 a[16]: // initialized with zeros!
  uint8 read_data;

  r = a[read_addr];
  a[write_addr] += write_inc;
  return read_data;
}
```

The implementation has to receive one value of each of its arguments in each clock cycle. Use the following entity declaration (the defaults of the generics are already set to what will be needed):

```
entity accumulator is
  generic
    ADDR_BITS : integer range 2 to 8 := 4;
    DATA_BITS : integer range 4 to 32 := 8
  );
  port
  (
    clock
              : in std logic;
    -- write port
    write_addr : in std_logic_vector(ADDR_BITS-1 downto 0);
    write inc : in std logic vector(DATA BITS-1 downto 0);
    -- read port
    read_addr : in std_logic_vector(ADDR_BITS-1 downto 0);
    read_data : out std_logic_vector(DATA_BITS-1 downto 0)
  ):
end accumulator;
```

A write enable signal is not needed: when no accumulation is desired just use any write address and a zero increment. This simplifies the implementation.

The work has four parts. For each of them provide an architecture, a testbench, and find the smallest working clock period.

- 1. **[Mandatory]** Single-cycle implementation: do the read, addition and write operations in the same clock cycle.
- 2. **[Highly recommended]** Pipelined implementation: do the read, addition and write operations in two clock cycles. Be aware: you must deal with the situtation when the same write address is used in consecutive clock cycles.

3. [Optional] Do at least one of the two previous items for the following modified accumulator.

```
uint8 acc(uint4 write_addr,uint8 write_inc,uint3 write_shift,uint4 read_addr)
{
   static uint8 a[16]: // initialized with zeros!
   uint8 read_data;


   r = a[read_addr];
   a[write_addr] += write_inc << write_shift;
   return read_data;
}</pre>
```

For that you must implement an efficient barrel-shifter entity. (Just create an entity that shifts or not an input vector by a fixed number of bits, and instantiate it several times in tandem for shifts of 1, 2, 4, etc., and use appropriate control signals.)

In your accumulator use the adder_n entity of the P10 class. Also, modify and use the dual_port_ram entity of the P11 class.

2 Possible block diagram for the first work item

The following figure presents a possible implementation of the first part of the work. Entity names in blue (be advised, register is not a valid name, you will have to modify it!), port names in black, signal names in violet. The aux read port is synchronous or asynchronous?



To do part 3 in single-cycle mode, place the barrel shifter between the register and the adder (that is, shift the s_write_inc_stable signal).