```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.40 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.41 secs
--> Reading design: even detector.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
       9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "even_detector.prj"

Input Format : mixed
Ignore Synthesis Constraint File : NO
---- Target Parameters
                                : "even_detector"
Output File Name
Output Format
                                 : NGC
Target Device
                                  : xc3s1200e-4-fg320
---- Source Options
Top Module Name
                                 : even detector
Top Module Name : even
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style
                                  : LUT
RAM Extraction

RAM Style : Auto

ROM Extraction : Yes

Mux Style : Auto

Decoder Extraction : YES

Priority Encoder Extraction : Yes

The Contraction : Yes
RAM Extraction
                                  : Yes
                                 : Auto
                                  : Auto
```

: YES : YES

Shift Register Extraction Logical Shifter Extraction

XOR Collapsing

ROM Style : Auto Mux Extraction Resource Sharing : Yes : YES Asynchronous To Synchronous : NO Multiplier Style : Auto Automatic Register Balancing : No ---- Target Options : YES Add IO Buffers Global Maximum Fanout : 500 Add Generic Clock Buffer(BUFG) : 24 Register Duplication
Slice Packing : YES : YES Slice Packing Optimize Instantiated Primitives : NO Use Clock Enable : Yes Use Synchronous Set : Yes
Use Synchronous Reset : Yes
Pack IO Registers into IOBs : Auto Use Synchronous Set Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 : No Keep Hierarchy Netlist Hierarchy : As Optimized : Yes RTL Output Global Optimization
Read Cores : AllClockNets Read Cores Write Timing Constraints : NO Cross Clock Analysis : NO Hierarchy Separator Case Specifier Bus Delimiter : <> Case Specifier
Slice Utilization Ratio
BRAM Utilization Ratio
Verilog 2001 : Maintain : 100 : YES Verilog 2001 Auto BRAM Packing : NO Slice Utilization Ratio Delta : 5 ______ ______ HDL Compilation ______ Compiling vhdl file "C:/Users/gabri/Documents/Xilinx/even detector/list 0204 xor.vhd" in Library work. Entity <my xor2> compiled. Entity <my xor2> (Architecture <beh arch>) compiled. Entity <not1> compiled. Entity <not1> (Architecture <beh arch>) compiled. Compiling vhdl file "C:/Users/gabri/Documents/Xilinx/even detector/list 02 even all.vhd" in Library work. Entity <even detector> compiled.

* Design Hierarchy Analysis *

Entity <even detector> (Architecture <str arch>) compiled.

Analyzing hierarchy for entity <even detector> in library <work> (architecture <str arch>).

| Analyzing hierarchy for entity $<$ my_xor2> in library $<$ work> (architecture $<$ beh_arch>). | | | | | | |
|--|---|--|--|--|--|--|
| Analyzing hierarch | y for entity <not1> in library <work> (architecture <beh_arch>).</beh_arch></work></not1> | | | | | |
| * | HDL Analysis * | | | | | |
| Analyzing Entity < | even_detector> in library <work> (Architecture <str_arch>). tor> analyzed. Unit <even_detector> generated.</even_detector></str_arch></work> | | | | | |
| Analyzing Entity <my_xor2> in library <work> (Architecture <beh_arch>). Entity <my_xor2> analyzed. Unit <my_xor2> generated.</my_xor2></my_xor2></beh_arch></work></my_xor2> | | | | | | |
| | not1> in library <work> (Architecture <beh_arch>). yzed. Unit <not1> generated.</not1></beh_arch></work> | | | | | |
| * | HDL Synthesis * | | | | | |
| Performing bidired | tional port resolution | | | | | |
| | file is cuments/Xilinx/even_detector/list_0204_xor.vhd". | | | | | |
| Synthesizing Unit Related source "C:/Users/gabri/Do Unit <not1> synthe</not1> | file is cuments/Xilinx/even_detector/list_0204_xor.vhd". | | | | | |
| Synthesizing Unit Related source "C:/Users/gabri/Do Unit <even_detector< td=""><td>file is cuments/Xilinx/even_detector/list_02_even_all.vhd".</td></even_detector<> | file is cuments/Xilinx/even_detector/list_02_even_all.vhd". | | | | | |
| HDL Synthesis Repo | | | | | | |
| Macro Statistics # Xors 1-bit xor2 | : 2 : 2 | | | | | |
| * | Advanced HDL Synthesis * | | | | | |
| | | | | | | |
| Advanced HDL Synth | esis Report | | | | | |

Macro Statistics

Xors : 2 1-bit xor2 ______ ______ Low Level Synthesis ______ Optimizing unit <even detector> ... Mapping all equations... Building and optimizing final netlist ... Found area constraint ratio of 100 (+ 5) on block even detector, actual ratio is 0. Final Macro Processing ... ______ Final Register Report Found no macro ______ ______ Partition Report ______ Partition Implementation Status ______ No Partitions were found in this design. ______ ______ Final Report ______ Final Results RTL Top Level Output File Name : even_detector.ngr Top Level Output File Name : even detector Output Format : NGC

Optimization Goal : Speed Keep Hierarchy : No

Design Statistics

IOs : 4

Cell Usage :

BELS : 1 LUT3 : 1 # IO Buffers : 4 IBUF : 3

Device utilization summary:

Selected Device: 3s1200efg320-4

Number of Slices: 1 out of 8672 0% Number of 4 input LUTs: 1 out of 17344 0% Number of IOs: 4 Number of bonded IOBs: 4 out of 250 1%

Number of bonded IOBs:

Partition Resource Summary:

No Partitions were found in this design.

TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -4

Minimum period: No path found

Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found

Maximum combinational path delay: 6.209ns

Timing Detail:

All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis

Total number of paths / destination ports: 3 / 1

Delay: 6.209ns (Levels of Logic = 3)

Source: a<0> (PAD)

Destination: even (PAD)

Data Path: a<0> to even

| Cell:in->out | fanout | Gate Delay | Net Delay | Logical Name (Net Name) |
|--------------------------------------|--------|-------------------------|--------------|--|
| IBUF:I->O LUT3:I0->O OBUF:I->O | | 1.218 0.704 3.272 | | a_0_IBUF (a_0_IBUF) unit3/o11 (even_OBUF) even_OBUF (even) |

Total 6.209ns (5.194ns logic, 1.015ns route) (83.7% logic, 16.3% route)

(00.70 10910, 10.00 1000

Total REAL time to Xst completion: 19.00 secs Total CPU time to Xst completion: 19.03 secs

-->

Total memory usage is 4506224 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 0 (0 filtered)
Number of infos : 0 (0 filtered)