
3. (a) A bit-serial adden can be designed as



Notice that the carry from the previous inputs is used in the current addition at each clock cycle.

(b) A bit-serial comparator with inputs of and be and outputs ut, ve and we has the following rules:

- · Mt = (at > pt) \ ((at = pt) v mt-1)
- · Vt = 7 Mt 17 Wt (can't be (at=bt) 1 Vt-, because that would fail on the first clackcycl
- . Wt = (af < pf) A ((af = pf) V Mf)

