a	b	7
0	0	0
0	1	4
1	0	1
1		A

(a) We will show that # is associative and commutative with the truth table:

a	Ь	a⊕b	b⊕ a
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

Associativity: a @ (b @ c) = (a @ b) @ c

a	Ь	C	a⊕ b	b ⊕ c	(a @ b) ⊕ c	a ⊕ (b ⊕ c)
0	٥	0	0	0	o	0
0	0	1	o	4	4	1
0	1	0	4	4	4	1
0	1	1	1	0	o	0
4	0	0	4	0	1	1
1	0	1	1	1	0	0
1	1	0	0	1	0	0
1	1	1	0	0	1	1

According to the truth tables, @ is both associative and commutative. It has an identity elemente of and only if


I a=0 => 
$$e \oplus 0 = 0 \oplus e = 0 \Rightarrow$$
  $e = 0$  (because  $0 \oplus 1 = 1$ )  $\Rightarrow e = 0$  is the identity element of  $XOR$ 

(b) The operator xOK can be interpreted this way: a @b is 1 iff exactly one of the values is 1. This has the formula

and it has the same touth table

a	Ь	(a	٨	7 b)	V	(7 a	٨	b)
0	0 1 0 1		0	1	6	1	0	
0	1		0	0	1	1	4	
1	0		4	1	1	0	^	
1	1		0	0	0	0	0	

Then, we can build a xOR gate from a 2-input OR gate, two 2-input AND gates and two inventers this way:



(c) We will start from our initial formula


and we will apply the distributivity of disjunction over conjunction (PV(QAR) - (PVQ)A(PVR))  $a \oplus b = ((a \land \neg b) \lor \neg a) \land ((a \land \neg b) \lor b)$ 

and we apply it again for every bracket:


$$a \oplus b = ((a \vee 7a) \wedge (7b \vee 7a)) \wedge ((a \vee b) \wedge (7b \vee b))$$

Since a V 7 a = 1 and b v 7 b = 1 (law of the Excluded Middle), we remain with:

So, we can build the XOR gate with two 2-input or gates, one 2-input AND gate and two inventus this way:



(d) We want to show that the following circuit also computes XOR:



To do that we'll first recall the NAND truth table.

PI	2	NAND (P, 9)
0	0	1
0	1	1
1	0	1
1	1	0


And then we will have (from the circuit) to colculate

$$Z = NAND(V, W)$$
, where  $V = NAND(u, a)$  and  $M = NAND(a, b)$   
 $W = NAND(u, b)$ 

a	Ь	м	V	W	7
0	0	1	1	1	0
0	1	1	4	0	1
1	0	1	0	1	1
1	1	o	1	1	0


which is the same as for xOR.

2 (a) The cmos implementation of a NOR gate is



When a and b are o, both p-type transistors conduct => z is connected to the Vdd. When either of a or b is 1, the p-type transistors don't conduct and z is connected to the ground.

(b) We want to design a gate for  $W = \neg ((a \lor b) \land c) = \neg (a \lor b) \lor \neg c = (\neg a \land \neg b) \lor \neg c$ 




a	6	C	7 (	(avb	) A C)
0	0	0	(1)	0	0
0	0	4	11	0	0
0	1	0	11	1	0
0	1	1	0	4	1
1	0	0	1	4	0
1	0	1	0	4	4
1	4	0	11	4	0
1	1	1	0	A	4

- (c) From (a) and (b) we can deduce that a connection of type 7a 17b corresponds to a series connection of two p-type transistors and a parallel one of two n-types and a connection of type 7a V7b corresponds to a parallel connection of two p-type and a series one of two n-types (we work with 7a and 7b instead of a and b!).
- 3 (a) if a = 1 at a clock edge, then the output & goes from 0 to 1 and it remains like that until b = 1 at a clock edge.

My interpretation is the following:

at	be	Zt+1	
0	0	₹ŧ	- if a and b are not on, we don't change the state
0	1	0	→ if a and b are not on, we don't change the state  → if 2+ was o, it stays this way, otherwise it goes to 0 from 1 (= a+)
1	0	4	-> if 2+ was 1, it stays this way otherwise it goes to 4 from a ()
1 )	1	1	-> I chose if a=b=1 2 to be small to
The	n, W	get th	→ if ≥+ was o, it stays this way, otherwise it goes to 0 from 1 (= a+)  → if ≥+ was 1, it stays this way, otherwise it goes to 1 from 0 (= a+)  → I chose if a=b=1 ≥+ 10 be equal to 1, so that it agrees with a+  e following circuit:



4


If we have a=b=o, then, from the or gate we will have Z+1 = x= Z+, otherwise Z+1=a.

(b) We want to produce an additional output w that receives a pulse (one clock cycle) whenever a=1, but has to be reset for another pulse (by setting b=1 at a clock edge).

To do this, we will use the previous circuit:

- if Z is 1, then we know that a was pressed and we're waiting for 6 to be pushed, so the system needs a RESET
  - if z is o, then the system is RESET


We therefore have W= Q 172 (w will only be a for a clock cycle, since after a is pressed = becomes a at the mext clock cycle => 72 becomes a and w will be a immediately after the 1)




4) The tauth table of a T-type flip-flop is

			01
2t	Ł	2 t+1 0 1 1	L
0	0	0	t - T Q - 2
0	1	1	clk - Q ~2
1	0	1	2
1	1	1	


(a) The result is basically the same on + xOR the result of a D-type flip-flop, therefore its equivalent circuit is



(b) The behaviour is like: We have a carry added at each press and go, 9,, ..., 2, one the "sums" at each position.




After each step, the output is  $g_t$  and the carry is  $t \wedge (t \oplus g_t)$ 



Here, we have the same thing as above.


(d) Since the T-type flip-flop is created by using an xor gate to the input and the result of a D-type flip-flop, we can understand more easily the note of the HA part.

Recall that:



To replace the T-type flip-flop we needed to have the XOR operation applied to the input and the previous state (of the B-type flip-flop) and the carry would be just the early result of the Half-Addu, instead of the conjunction of the result with the input (so the same principle).

5 To illustrate the behaviour of the pull-cond light switch, I used the previous two inputs  $a_{t-1}$  and  $a_t$  and  $z_{t+1}$  is going to be cure, where prev and cure one variables that are useful for distinguishing between decisions:



Therefore, we can observe the following behaviour:


a <sub>t-1</sub>	at	prev	cun	maybe!
0	0	prevo	cur,	- either in state I (transitioned from IV) or in II (from II)
0	1		prevo	
1	0	curro	7 prevo	- transition from I to III on from IV to I (see table below)
1	1	prevo	euro	← thomation from I to II on from IV to I (see table below)  maybe!  when in state I (thomation from I) on in IV (from III)

! prevo and curso are the values of prev and curs one clock cycle before

Thom	itions	(prevo, cura,	o) —	(prev, cura)	)
I	→ <u>I</u>	(0,0)	-	(0,0)	
Ī	→ <u>[ii</u>	(0,0)		(0,1)	(prev, cmr) = (cmr, prevo)
11	→ [2	(0,1)	<b>→</b>	(1,0)	(p1ev, cum) = (cumo, 7 prevo)
ÎV	→ <u>〕</u>	(1,0)	-	(0,0)	

From our behaviour we can conclude that

a+-1	af	(prev, curr)
0	0	SAME
0	1	(cum, xor( o preve))
t	0	(cumo, xor (1, prevo)) > if xor(a_{t-1}, a_t) = 1 => prev = cumo cum = xor (prevo, a_{t-1})
1	1	(cumo, xor( o , prevo)) > if xor(a <sub>t-1</sub> , a <sub>t</sub> ) = 1 => prev = cumo cumo, xor( 1 , prevo)) > ota wise it's the same as before



To not overcomplicate the circuit (more than it already it, sony about that) I decided to use 3 clocks (they are all connected to a global one).

- 6 We know that we can express any Boolean function with the set {1, v, 7} or {NAND}.
  - (a) We'll show that we can express any Boolean function using just NOR.

Recall that

We claim that NAND(a,b) = NOR(o, NOR(NOR(o,a), NOR(o,b))

First, Nor (a, 0) = Ta for any a, since

a	NOR (4,0)
0	1
1	0

Then, we have

a	Ь	NOR (O,	NOR	79,	1b)
0	0		o	1	1
0	1	[1]	0	1	0
1	0	1	0	0	1
1	1	6	1	0	0

which is equivalent to NAND (a,b).

So, since NAND can be expressed by NOR and since NAND can be used to express any Boolean function, then NOR can be used to express every Boolean function.

(b) We will try to express every Boolean function using only XOR, 7,0,1, where so and 1 are the Boolean values for false and true.

We need to express 16 such functions, which are

		1			./		' ./	1			<b>V</b>	<b>✓</b>		<b>\</b>			<b>✓</b>
a	6	f1	fz	f3	fs	fs	fe	fa	f8	fg	fio	f	f12	f13	fin	fis	1 f16
0	0	0	0	0	Ø	o	0	0	0	1	1	1	1	1	1	1	1
0	1	o	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	o	4	1
l	1	0	1	0 0 1 0	1	o	1	0	1	0	1	ь	1	υ	4		1
-									•	1						0	

First, we obviously can express for and fix with the identity functions, then for is actually xor, for is a poplied to the result of xor, for is a xor o, for is a xor 1, for is 0 xor b and for is 1 xor b.

We are now left with 8 functions that we'll prove that cannot be expressed with

what we currently have.

Notice that if we sum all the results of every function we could express so for, we get 0 as a result (module 2). We want to obtain functions which all have the sum of the results equal to 1.

Let's suppose we can and therefore we will use two of the functions that we have and we will apply xor to them.

fal	fb	fa xor fb
Q,	61	c <sub>i</sub>
92	62	c <sub>2</sub>
93	b3	c <sub>3</sub>
94	64	Cy

We know that XOR behaves like addition (modulo 2), so we get that

$$a_1 + b_1 = c_1$$
 $a_2 + b_2 = c_2$ 
 $a_3 + b_3 = c_3$ 
 $a_3 + b_4 = c_4$ 
 $a_1 + b_2 + c_3 + c_4 = (a_1 + a_2 + a_3 + a_4) + (b_1 + b_2 + b_3 + b_4)$ 

Since all the functions we have discovered so for house sum o, then

So, since we already discovered all the functions with sum o, the new function we discovered was already in the set.

Analogously, we can apply 7, or use o or 1 in any combination with XOR, but the own will never get to be 1, so the set of functions we discovered is closed under XOR and 7.

Therefore, the set {xor, 7} cannot express the whole set of Boolean functions.