

has the following behaviour:

· if the gate is connected to the positive power supply terminal (3.3 V), then the source and the drain are connected together

· if the gate is connected to the ground (OV), then they are not connected

The p-type MOS transistor gate -d has the following behaviour:


· if the gate is connected to the Vdd, them the source and the drain are not connected · if the gate is connected to the ground, then they are connected

They are both used in designing CMOS (complementary Mas) gate: there is an equal number of m-type and p-type transistors in a CMOS gate, the p-type are in the top half connected to the Vold and the bottom half are consisting of n-type, which are connected to the ground and they are connected in the middle for the output.

(b) The truth table for NAND is

a	Ь	Z	a
0	0 1 0 1	1	
0	1	1	
1	0	1	
1	1	ø	

and can be designed as a cmos gate as:



When a and b are both 1, the top half is not connected because more of the 2 p-type gates conduct electricity from the Vdd, so z is set to 0 (n-types conduct so it is connected to 0v).

When either a on b (on both) are 0, at least one p-type gate conducts, so z is set to 1 (and the n-types are not conducting as they are connected in series).

4. [2018/1, modified]

If the input at time t is  $a_{t}$ , then the output at time t is  $2_{t} = a_{t-1} \wedge 7a_{t-2} \wedge a_{t-3} \wedge a$ 

