

# **Porte logiche**











Input	Output
0	1
1	0











XNOR	Α	В	Output
"Exclusive NOT-OR"	0	0	1
	0	1	0
B— <del>J</del>	1	0	0
(The inverse of an XOR gate)	1	1	1

## Circuiti logici notevoli

- OR
- NOT
- AND

### Negate:


- NAND
- NOR
- NOT

### Esclusive:

- XOR
- XNOR




An AND-OR circuit directly implements an SOP expression




$$X = (\overline{A} + \overline{B})(\overline{C} + \overline{D}) = (\overline{AB})(\overline{CD}) = (\overline{AB})(\overline{CD}) = \overline{AB} + \overline{CD} = \overline{AB} + \overline{CD}$$


When the output of an AND-OR circuit is complemented (inverted), it results in an AND-OR Invert circuit.



#### EXCLUSIVE-OR

Although this circuit is considered a type of logic gate with its own unique symbol, it is actually a combination of two AND gates, one OR gate, and two







### EXCLUSIVE-NOR LOGIC

Notice that the output X is HIGH only when the two inputs, A and B, are at the same level.


The exclusive-NOR can be implemented by simply inverting the output of an exclusive-OR, as shown in Figure 5–6(a), or by directly implementing the expression A B + AB, as shown in part (b).





Two equivalent ways of implementing the exclusive-NOR.

### **NAND**




## Circuiti logici sequenziali

Riferimento: Come funziona un flip flop ( elettronica digitale ) - Andrea Minini

## Flip flop


I flip flop sono circuiti sequenziali usati come memoria elementare. Esistono diverse tipologie di flip-flop: SR (Set Reset), JK, T (Toggle), D (Delay)

FLIP FLOP RS




١	R	s	Q	Q	
	0	0	nc	nc	
	1	0	0	1	
	0	1	1	0	
	1	1	_	_	

FLIP FLOP JK



J	K	Q	Q	
0	0	nc	nc	
1	0	0	1	
0	1	1	0	
1	1	Q	Q	

FLIP FLOP D




D	Q	Q	
0	0	1	
1	1	0	

# FLIP FLOP T T Q Q T Q Q O Q Q 1 Q Q 1 Q Q

## Latch


Basate su reti sequenziali:




Latch = Mantiene gli stati

Vari tipi:

- Sequenziale (SR)
  - Flip-flop = Basati su segnale di clock
  - Pulsanti di SET e RESET usando le porte NAND/NOR




• Latch con enable (NAND)




D-Latch = SET/RESET entrambi ad 1

# **D-LATCH**




2





Esempio grafico completo:

.:/



E	S	R	Q	$Q_{next}$	$Q_{next}'$
0	×	×	0	0	1
0	×	×	1	1	0
1	0	0	0	0	1
1	0	0	1	1	0
1	0	1	X	0	1
1	1	0	×	1	0
1	1	1	×	1	1
(b)					






## Sommatori binari


Riferimento: 10\_Sommatori e sottrattori binari.pdf (unipd.it)

Reti combinatorie che ricevono in ingresso n bit degli addendi da sommare e generano in uscita i bit della somma binaria con il relativo riporto.

### Half-adder

Somma con bit di riporto






Dove A e B sono i bit da sommare, S è il bit della somma (sum) e C è il bit del riporto (carry).

Abbiamo così costruito il semisommatore o Half-Adder.

# SCHEMA A BLOCCHI DI UN HALF ADDER



S=A +B


C=AB


S=SOMMA

C=CURRY (RIPORTO)


## Full adder

Il circuito full-adder si presenta con tre ingressi e due uscite:





Esempio con parole a 4 bit:



## Trasparenza

Un latch può essere "trasparente" o "in memorizzazione" (hold), e si troverà nell'uno o nell'altro stato a seconda del livello (alto o basso) del segnale di clock.

• Quando un latch è "trasparente" ogni variazione dell'ingresso I comporta immediatamente una variazione dell'uscita U.

## Differenza tra latch e flipflop

- Latch = Attivo con segnale di enable
- Flip-flop = Dipende dal clock