

# M2-BIG DATA GPGPU - Chapter 4

## **Exercice 2**



Réalisé par: Gaby Maroun

Encadré par: Dr. Etancelin JM

December 21, 2020

### **Objectives**

Implement a basic dense matrix multiplication kernel with a tiled algorithm using device's shared memory.

#### Instructions

Create a second version of your program from exercise 1 and adjust to perform a tiled algorithm with shared memory. In this exercise, we use a tile size of 16x16.

The code can be found in the attached file under the name "2-tiledMatMul2.cu"

1. How many floating operations are being performed in your matrix multiply kernel ? explain.

There are

$$2*nACols*\frac{nACols}{TILE\_WIDTH}$$
 =>  $2*\frac{nACols^2}{TILE\_WIDTH}$ 

floating operations being performed as the for loop breaks out when reaching the number of A columns.

And it represents the number of times the kernel multiply ds\_A and ds\_B and add the resulted product to the pValue.

2. How many global memory reads are being performed by your kernel ? explain.

There are

$$\begin{split} \frac{nACols}{TILE\_WIDTH} * & (nARows*nACols+nBRows*nBCols+2*nACols) \\ => & \frac{nACols}{TILE\_WIDTH} * (nARows*nACols+nACols*nBCols+2*nACols) \\ => & \frac{nACols^2}{TILE\_WIDTH} * (nARows+nBCols+2) \end{split}$$

reads from A and B then from ds\_A and ds\_B are being performed by the kernel

3. How many global memory writes are being performed by your kernel ? EXPLAIN.

There are

$$\frac{nACols}{TILE\ WIDTH}*(nARows*nACols+nBRows*nBCols)+nARows*nBCols$$

writes in ds\_A, ds\_B and C that are being performed by the kernel.

4. Compute the arithmetic intensity of your kernel. The arithmetic intensity is a FLOP/Byte number standing for the number of floating point operations performed per byte of global memory access

$$\frac{1}{4}*\frac{2*\frac{nACols^2}{TILE\_WIDTH}}{\frac{nACols^2}{TILE\_WIDTH}}*(nARows+nBCols+2)+\frac{nACols}{TILE\_WIDTH}*(nARows*nACols+nBRows*nBCols)+nARows*nBCols}$$

$$=>\frac{1}{4}*\frac{2*nACols}{nACols*(nARows+nBCols+2)+(nARows*nACols+nBRows*nBCols)+nARows*nBCols}$$

$$=>\frac{1}{4}*\frac{2*nACols}{nACols*nARows+nBRows*nBCols+2*nACols+nARows*nACols+nBRows*nBCols+nARows*nBCols}$$

$$=>\frac{1}{4}*\frac{2*nACols}{2*nACols*nARows+2*nBRows*nBCols+2*nACols+nARows*nBCols}$$

$$=>\frac{1}{4}*\frac{nACols}{nACols*nARows+nBRows*nBCols+2*nACols+nARows*nBCols}$$
The 1/4 is used to convert the denominator to Bytes.

5. Compare with the arithmetic intensity of the basicMatMul kernel. Explain why, at same matrices dimensions, the tiled version is better than the basic one. Get the kernels execution time using NVIDIA profiler nvprof.


The arithmetic intensity of the basicMatMul kernel was equal to :

$$\frac{1}{4}*\frac{2*nACols}{2*nACols+1} = \frac{1}{4}*\frac{nACols*nARows+nBRows*nBCols+nACols+\frac{nARows*nBCols}{2}}{nACols*nARows+nBRows*nBCols+\frac{nARows*nBCols}{2}}$$

$$=>\frac{nACols}{2*nACols+1}=\frac{nACols}{2*(nACols*nARows+nBRows*nBCols+nACols+\frac{nARows*nBCols}{2})}$$

Having, 
$$2*nACols + 1 < 2*(nACols*nARows + nBRows*nBCols + nACols + \frac{nARows*nBCols}{2})$$

which assures us that basicMatMul is more intense than the tiledMatMul kernel *The kernel execution time of the basic matrix multiplication exercise is as follows*,



Meanwhile, the amount of time for the tiled matrix multiplication is,

```
### Size Throughput SrcMemType Device Context Stream
### Name
### Name Profiling result:


Start Duration Grid Size Block Size Regs* SSMem* DSMem* Size Throughput SrcMemType Device Context Stream
### Name
### 278-By 968Us
### (FUDA memcpy Htol)
### 13120Us
##
```


that is about 50ms faster.

6. Use the occupancy calculator to compute the occupancy for TILE\_SIZE equals to 8, 16 and 32. Which size gives the best computational time?

For TILE\_WIDTH=8


```
For Occupancy=67\%
```







#### For TILE\_WIDTH=16

#### For Occupancy=100%





7. For  $1000 \times 1000$  matrices, which is the most time-consuming element in the tiled version of the matrix multiplication program ?



For  $1000 \times 1000$  matrices, the most time consuming element in the tiled version of the matrix multiplication program is the dgemm function with in particular the for loop and the two if conditions.

- 8. Suppose you have matrices with dimensions bigger than the max thread dimensions. Sketch an algorithm that would perform matrix multiplication algorithm that would perform the multiplication in this case.
- 9. Suppose you have matrices that would not fit in global memory. Sketch an algorithm that would perform matrix multiplication algorithm that would perform the multiplication out of place.

NB: I would like to mention that I used some of the images from my class colleague Manon Beder having been not feeling well for the past couple of days, I didn't have time to do all the questions and deliver on time. Everything written in this report is very well understood and open to discussion.

La fin.