

On Practical Implementation and Generalizations of \max^* Operator for Turbo and LDPC Decoders

Maurizio Martina, *Member, IEEE*, Guido Masera, *Senior Member, IEEE*, Stylianos Papaharalabos, P. Takis Mathiopoulos, *Senior Member, IEEE*, and Fotios Gioulekas

Abstract—In this paper, we deal with practical implementation issues of the \max^* operation in generalized form used for decoding of both turbo and low-density-parity-check (LDPC) codes. In particular, first, a unified framework for the so-called generalized \max^* operation is established, which includes most of the previously published algorithms already known for turbo decoding. Next, the hardware architectures used for the practical implementation of the generalized \max^* operation, which is derived from this novel framework, are revealed for the first time and further analyzed, in terms of hardware complexity reduction. It is also shown how this generalized \max^* operation can be adopted in LDPC decoding, achieving essentially optimal bit error rate performance with small computational complexity against other algorithms in joint turbo-LDPC architectures. This solution is useful in applications where joint decoding architectures are deployed to decode both turbo and LDPC codes. An important example of such application is in software radio receivers of 4G wireless communication systems, such as those proposed in conjunction with the WiMAX standard.

Index Terms—Iterative decoding, low-density-parity-check (LDPC) codes, maximum *a posteriori* (MAP) and Log-MAP algorithms, turbo codes, very large scale integration (VLSI) architectures.

I. INTRODUCTION

TURBO and low-density-parity-check (LDPC) codes [1], [2] have been proposed as powerful error-correcting codes able to approach the Shannon limit. Not only these codes have been adopted in several standards for wireless and wired communication systems but also their exceptional error-correcting capabilities have captured the interest of scientists working in

other fields of research, such as magnetic disk reliability [3] and telemetry [4]. However, the hardware implementation of turbo and LDPC decoders is a challenging task, due to the high computational complexity requirements of the decoding algorithms [5]–[7]. In terms of implementation, the log-sum-exp (lse) function is a common operator used in log maximum *a posteriori* (Log-MAP) turbo decoders, and its efficient implementation has been addressed in several works [6], [8]–[11]. Essentially, all previous implementations rely on approximating the following mathematical expression:

$$\text{lse}(x_1, x_2) = \log(e^{x_1} + e^{x_2}) = \max^*\{x_1, x_2\} \quad (1)$$

where

$$\max^*\{x_1, x_2\} \approx \max\{x_1, x_2\} + f_c(|x_1 - x_2|) \quad (2)$$

and $f_c(|x_1 - x_2|)$ is a correction term. More accurate approximations of $f_c(\cdot)$ lead, in general, to smaller bit error rate (BER) performance degradation against Log-MAP turbo decoding at the expense of small complexity increase, e.g., see [6] and [9]–[11]. It has been shown in [8] that, in order for the correction term $f_c(|x_1 - x_2|)$ to achieve nearly floating-point BER performance, at least three fractional bits are used to represent $|x_1 - x_2|$. Therefore, in this paper, we will show experimental results obtained for data represented with three fractional bits.

Recently, in [12], the approximation of the lse function as a robust geometric programming problem (optimization problem) has been presented. In particular, the following two conclusions reached in [12] are useful to our current research.

- 1) The two-term lse function (1) is well approximated by an r -term piecewise linear (PWL) function

$$\text{lse}(x_1, x_2) \approx \max\{x_1, \dots, y_i, \dots, x_2\} \quad (3)$$

or

$$z = \max\{x_1, \dots, y_i, \dots, x_2\} \quad (4)$$

where $y_i = a_{r-i-1}x_1 + a_i x_2 + b_i$, with $i = 1, \dots, r-2$ and a_i and b_i being appropriate coefficients [12].

- 2) The r -term PWL function obtained as in [12] is the best r -term PWL convex approximation of the bivariate lse function. In [13] and [14], this approximation, termed as generalized \max^* operator, is exploited in turbo

Manuscript received March 29, 2011; revised August 30, 2011; accepted September 29, 2011. Date of publication November 22, 2011; date of current version March 9, 2012. This work was supported in part by the Network of Excellence in Wireless COMMunications (NEWCOM++) project, funded by the European Community (IST-216715). The Associate Editor coordinating the review process for this paper was Dr. Jesús Ureña.

M. Martina and G. Masera are with the VLSI Laboratory, Dipartimento di Elettronica, Politecnico di Torino, 10129 Torino, Italy (e-mail: maurizio.martina@polito.it).

S. Papaharalabos is with the Institute for Space Applications and Remote Sensing, National Observatory of Athens, 15236 Penteli, Greece, and also with Athens Information Technology, 19002 Peania, Greece.

P. T. Mathiopoulos is with the Institute for Space Applications and Remote Sensing, National Observatory of Athens, 15236 Penteli, Greece, and also with the Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Athens 15784, Greece (e-mail: http://www.space.noa.gr/~mathio/).

F. Gioulekas was with the Department of Computer Engineering and Informatics, University of Patras, 26504 Patras, Greece. He is now with the General University Hospital of Larissa, Larissa 41110, Greece.

Digital Object Identifier 10.1109/TIM.2011.2173045




Fig. 1. Block scheme of different implementations of (4). (a) A1 architecture. (b) A2 architecture. (c) A3 architecture.

trellis-coded modulation and turbo codes. In particular, the generalized \max^* operator shows significant, i.e., near optimal, BER performance evaluation and hardware complexity savings, being comparable with other known lse approximations [6], [9]–[11]. However, to the best of our knowledge, no systematic approach has been previously proposed in the open technical literature trying to unify lse approximations in a general framework. This work aims to partially fill this gap and, although no new algorithm approximating the lse function is proposed here, to concentrate on the efficient implementation of previously known algorithms.

In particular, we extend [14] into the following novel directions: 1) It is shown, for the first time, that several lse approximations proposed in the literature can be obtained as special cases of (3); 2) practical hardware implementation architectures for the generalized \max^* operator are proposed and analyzed, and to the best of our knowledge, such implementation is, for this first time, presented in the open technical literature; and 3) it is shown that essentially optimal BER performance can be obtained by employing proper versions of (3) in LDPC decoders with adequate computational complexity. In particular, one of the architectures proposed implementing the best approximation proposed in [14] outperforms the recently published algorithm in [6] and [10], in terms of both BER performance and complexity. Moreover, the proposed architectures can be used to reduce the complexity of the dual-mode architectures for turbo-LDPC decoding proposed in [15] and [16]. These architectures are thus identified as promising candidates for joint turbo-LDPC decoder architectures in future 4G wireless communication systems.

II. APPROXIMATED lse FUNCTION AS A GENERALIZED \max^* OPERATOR

In general, direct implementation of (3) leads to high complexity. However, the implementation of (4) can be simplified by exploiting the characteristics of a_i and b_i coefficients being calculated with the algorithms detailed in [12]. As shown in Fig. 1(a), the direct implementation of (4), referred to as A1 in the following, requires $r - 2$ combiners devoted to compute y_i and an appropriate structure to find the maximum among the possible r inputs of the \max function. Each combiner requires two multiplications and two additions, as shown in Fig. 1(a). A tree of two-input compare-select (CS) blocks is used to find the maximum among r elements; each CS selects the maximum value between its inputs p and q . Thus, each CS requires a subtractor and a multiplexer. The multiplexer selector is driven by the sign of the subtraction $\delta(p, q) = p - q$ [shown with the dashed line in the right part of Fig. 1(a)].

However, the best PWL approximation of the lse function, obtained as in [12], features the following properties:

$$0 < a_1 < a_2 < \dots < a_{r-2} < 1 \quad (5)$$

$$a_i + a_{r-i-1} = 1 \quad (6)$$

$$b_i = b_{r-i-1} \quad (7)$$

with $i = 1, \dots, r - 2$. Moreover, $a_{\lceil r/2 \rceil - 1} = 0.5$ and $b_{\lceil r/2 \rceil - 1} = \ln(2)$ when r is odd. From (5), we can infer

$$a_{r-i-1} = a_i + k_i \quad (8)$$

with $k_i \geq 0$ and $i = 1, \dots, \lceil r/2 \rceil - 1$, where $\lceil \cdot \rceil$ is the next highest integer value. Thus, we can conveniently group each

$y_i = a_{r-i-1}x_1 + a_ix_2 + b_i$ term in (4) with the corresponding $y_{r-i-1} = a_ix_1 + a_{r-i-1}x_2 + b_{r-i-1}$ one in order to rewrite z as

$$z = \max \{ \max \{ x_1, x_2 \}, \dots, \max \{ y_i, y_{r-i-1} \}, \dots \} \\ = \max \{ x^*, \dots, y_i^*, \dots \} \quad (9)$$

where $x^* = \max \{ x_1, x_2 \}$, $y_i^* = \max \{ y_i, y_{r-i-1} \}$, and $i = 1, \dots, \lceil r/2 \rceil - 1$. By means of (7) and (8), we rewrite y_i^* as

$$y_i^* = \max \{ y_i, y_{r-i-1} \} = a_i(x_1 + x_2) + k_ix^* + b_i. \quad (10)$$

When r is odd, $k_{\lceil r/2 \rceil - 1} = 0$, and the max arguments in (9) also include the term

$$y_{\lceil r/2 \rceil - 1}^* = 0.5(x_1 + x_2) + \ln(2). \quad (11)$$

The architecture obtained by implementing (9) and (10) is shown in Fig. 1(b), where $\gg i$ stands for a hard-wired i -position right-shift block [the dashed block in the right part of Fig. 1(b)]. In the following, we will refer to this solution as A2. As it can be inferred from Fig. 1(a) and (b), A1 requires $2[r - 2 - (r \bmod 2)]$ multiplications, whereas A2 requires only $2(\lceil r/2 \rceil - 1)$ multiplications,¹ where $\lfloor \cdot \rfloor$ is the next lowest integer value. As a consequence, A2 additionally reduces the complexity of the CS tree which has $\lceil r/2 \rceil + 1$ inputs instead of r .

However, the number of multiplications required to compute y_i^* can be further reduced. In fact, from (6) and (8), we obtain $k_i = 1 - 2a_i$, which substituted in (10) leads to

$$y_i^* = x^* + b_i - a_i\Delta \quad (12)$$

where $\Delta = 2x^* - x_1 - x_2$. Thus, (9) by means of (12) can be rewritten as

$$z = x^* + \max \{ 0, \dots, b_i - a_i\Delta, \dots \} \quad (13)$$

when r is even and as

$$z = \max \{ x^* + \max \{ 0, \dots, b_i - a_i\Delta, \dots \}, y_{\lceil r/2 \rceil - 1}^* \} \quad (14)$$

when r is odd. As it can be observed, this implementation reduces the number of multipliers to $\lceil r/2 \rceil - 1$, namely, by a factor of four, as compared to A1. The complexity of implementing (13) and (14) can be further reduced by applying a predication-like technique, namely, since $\delta(x_1, x_2) = x_1 - x_2$, we obtain

$$\Delta = \begin{cases} \delta(x_1, x_2), & \text{if } \delta(x_1, x_2) \geq 0 \\ -\delta(x_1, x_2), & \text{if } \delta(x_1, x_2) < 0. \end{cases} \quad (15)$$

As a consequence, by applying this technique to (13) and (14), we obtain a simplified architecture referred to as A3. This advantage is shown in Fig. 1(c), where the generation of Δ is no longer required. Furthermore, the sign of $\delta(x_1, x_2)$ is used to select addition or subtraction for the programmable adder (PA) in the multiply-PA (MPA) blocks (see the gray shaded block in the left side of Fig. 1(c), where c_{in} is the carry-in of the full

adder corresponding to the least significant bit). When r is odd, $\delta(x_1, x_2)$ is also employed to compute

$$y_{\lceil r/2 \rceil - 1} = \begin{cases} \chi^* - \delta(x_1, x_2)/2, & \text{if } \delta(x_1, x_2) \geq 0 \\ \chi^* + \delta(x_1, x_2)/2, & \text{if } \delta(x_1, x_2) < 0 \end{cases} \quad (16)$$

where $\chi^* = x^* + \ln(2)$. However, (15) and (16) show that (13) and (14) can be unified by rewriting (9) as

$$z = x^* + w^* \quad (17)$$

$$w^* = \max \{ 0, \dots, w_i^*, \dots \} \quad (18)$$

$$w_i^* = b_i \mp a_i\delta(x_1, x_2) = b_i - a_i|\delta(x_1, x_2)| \quad (19)$$

with $i = 1, \dots, \lceil r/2 \rceil - 1$.

It is interesting to note that, from what has been shown in the previous paragraphs for the generalized \max^* operation, some already known Log-MAP approximations for turbo decoding can be derived.

- 1) When $r = 2$, from (4), the $\text{lse}(x_1, x_2)$ function is approximated by $\max(x_1, x_2)$, leading to the well-known Max-Log-MAP algorithm [8].
- 2) When $r = 3$, from (11), we can infer that the approximation of $\text{lse}(x_1, x_2)$ as A2 is the Average Log-MAP algorithm [9].
- 3) When $r = 3$, based on (19), A3 is the MacLaurin approximation [6], [10], if $b_1 = \ln(2)$ and $a_1 = 0.5$.
- 4) When $r = 4$ and the hardware-friendly approximation $a_1 \approx 0.25$ is adopted, (19) becomes $w_1^* = \ln(2) - 0.25|\delta(x_1, x_2)|$; thus, A3 is the Linear Log-MAP approximation [11].

In [14], a_i and b_i coefficients were approximated as simple powers of two to ease hardware implementation of turbo decoders. In particular, we have shown in [14] for $r = 3$ and $r = 4$ that implementing

$$z \approx \max \{ x^*, 0.5(x_1 + x_2 + 1) \} \quad (20)$$

$$z \approx \max \{ x^*, y_1, y_2 \} \quad (21)$$

with

$$y_1 = 0.25x_1 + 0.75x_2 + 0.5 \quad (22)$$

$$y_2 = 0.75x_1 + 0.25x_2 + 0.5 \quad (23)$$

causes a negligible BER performance loss with respect to the original solutions for $r = 3$ and $r = 4$ found in [12]. The implementation of (20) in [14] is very simple, as shown in Fig. 2(a), whereas in [14], (21) is implemented by using (10) as an A2 architecture [see Fig. 2(b)]

$$z \approx \max \{ x^*, 0.25(x_1 + x_2) + 0.5 + 0.5x^* \}. \quad (24)$$

Further complexity is saved by implementing (24) as an A3 architecture [see Fig. 2(c)]

$$z \approx x^* + \max \{ 0, 0.5 \mp 0.25\delta(x_1, x_2) \}. \quad (25)$$

Postsynthesis results obtained with Synopsys Design Compiler on a 130-nm standard-cell technology for a target clock frequency of 200 MHz representing x_1 and x_2 on 8 b confirm

¹In both cases, the trivial multiplication by 0.5 in (11) is not considered.




Fig. 2. Block diagram of the implementations of (a) (20) as A2 architecture [14], (b) (24) as A2 architecture [14], and (c) (24) as A3 architecture.

TABLE I
OCCUPIED AREA COMPARISON (EQUIVALENT GATES) OF DIFFERENT \max^* APPROXIMATIONS ON A 130-nm STANDARD-CELL TECHNOLOGY

| Alg. | MacLaurin approx. | | Average/Linear Log-MAP | | r=4 approx. [14] with proposed A3 architecture (25) |
|------------------|-------------------|------|------------------------|------|---|
| | [6] | [10] | [9] | [11] | |
| Area (eq. gates) | 190 | 140 | 178 | 163 | 113 |

that the implementation of (25) is simpler than that of (24). In fact, implementing (25) requires only $676 \mu\text{m}^2$, whereas (24) [14] requires $883 \mu\text{m}^2$; therefore, the proposed architecture features a complexity reduction of about 23%. Thus, it is the lowest complexity solution among the six near-optimal implementations as these are summarized in Table I.

III. APPLICATION OF GENERALIZED \max^* OPERATOR IN LDPC DECODING

Apart from turbo decoding, the two original approximations $r = 3$ and $r = 4$, i.e., from (20) and (21), respectively, can be applied, for the first time, to LDPC decoding. For this purpose, the check-node (CN) update of the Sum-Product algorithm (SPA) can be expressed as [17]

$$L(U \oplus V) = \max^* \{0, L(U) + L(V)\} - \max^* \{L(U), L(V)\} \quad (26)$$

where \oplus denotes modulo-2 operation and U and V are two statistically independent binary random variables with log-likelihood ratio values of $L(U)$ and $L(V)$, respectively. In all performance evaluation results, the coded bits are binary phase-shift keying modulated and transmitted with bit energy E_b over an additive white Gaussian noise (AWGN) channel with




Fig. 3. BER performance comparison among several reduced complexity decoding algorithms (in the order of the least to the best performing algorithm) assuming regular $(N, K) = (8000, 4000)$ LDPC code, coding rate $R = 1/2$, the AWGN channel, and maximum 100 iterations.

single-sided power spectral density N_o . The following reduced complexity decoding algorithms are assumed for comparison: 1) Min-Sum (MS) [18]; 2) Normalized MS (NMS) [18]; 3) Offset MS (OMS) [18]; 4) MacLaurin approximation [10]; 5) SPA [19]; and 6) MS plus correction [19]. The correction term of the latter algorithm is implemented with PWL approximation using six values, thus simplifying the implementation of SPA with near-optimal performance. In [19], the multiplying factors in PWL are power-of-two values being easily implemented in hardware with shift operations.

A randomly constructed regular LDPC code obtained from [20] is considered first with block size $(N, K) = (8000, 4000)$, where K represents the information block size and N represents the coded block size, respectively. The column weight is equal to three and the coding rate is $R = 1/2$, whereas the decoder assumes maximum 100 iterations. Following [21], to further improve the BER performance, scaling is applied in the extrinsic information, and the best performing values are found for all investigated algorithms. In particular, the scaling factor for NMS is equal to 0.8, the offset value for OMS is equal to 0.15, and the scaling factor for the MacLaurin approximation is equal to 0.9. The two approximations $r = 3$ and $r = 4$ have used the same scaling factor as for the MacLaurin approximation. BER performance evaluation results against E_b/N_o are shown in Fig. 3, in the order of the least to the best performing algorithm. It can be noticed that both $r = 3$ and $r = 4$ approximations (shown always with dashed lines) are inferior to the OMS and NMS. However, when additional scaling is used, then both $r = 3$ and $r = 4$ approximations provide essentially optimal BER performance, in contrast with OMS and NMS, which are 0.1 dB inferior at BER of 10^{-5} . Finally, it is noticed that the performance of the MacLaurin approximation degrades as compared with $r = 4$ approximation but, when additional scaling is used, both algorithms have similar BER performance.

Next, an irregular LDPC code is considered according to the WiMAX standard [22]. Note that both SPA and MS plus




Fig. 4. As in Fig. 3 but for irregular $(N, K) = (2304, 1152)$ WiMAX LDPC code and maximum 50 iterations.




Fig. 5. ANI against E_b/N_o value among several reduced complexity decoding algorithms. The WiMAX LDPC code parameters from Fig. 4 are assumed.

correction provide optimal BER performance without using any scaling in the extrinsic information. The block size is $(N, K) = (2304, 1152)$ and the coding rate is $R = 1/2$, whereas the decoder assumes maximum 50 iterations. Different from that previously mentioned, the scaling factor for NMS is equal to 0.87, and the scaling factor for $r = 3$ approximation is 0.85. BER performance evaluation results against E_b/N_o are shown in Fig. 4, with the same order of performing algorithms and the same markers. From this figure, it can be noticed that $r = 3$, $r = 4$, and MacLaurin approximations achieve essentially optimal BER performance with the additional use of scaling, as opposed to OMS and NMS algorithms. In contrast, NMS provides the best BER performance, with respect to OMS, $r = 3$, $r = 4$, and MacLaurin approximations without scaling. For the latter codes, Fig. 5 depicts the required average number of iterations (ANI) against E_b/N_o , showing the fact that, the better the algorithm performs, the less the number of iterations required.




Fig. 6. Joint turbo-LDPC architecture.

IV. HARDWARE IMPLEMENTATION OF JOINT TURBO-LDPC DECODER

In order to show the effectiveness of the proposed architecture for the generalized \max^* operator in a joint turbo-LDPC decoder, a complete parallel eight-input CN based on (26) has been designed where the \max^* operator is implemented as in Fig. 2(c). As highlighted in Fig. 6, the proposed architecture with some multiplexers and PAs can be modified to implement two eight-input \max^* blocks by means of programmable units (PUs). Furthermore, these two eight-input \max^* blocks can be used to compute the *a posteriori* information in an eight-state turbo decoder architecture, as the WiMAX one, namely

$$J = \begin{cases} \max^* \{L(Ui'), L(Vi')\}, & \text{if turbo} \\ -, & \text{otherwise} \end{cases} \quad (27)$$

$$K = \begin{cases} \max^* \{L(Ui), L(Vi)\}, & \text{if turbo} \\ L(Ui \oplus Vi), & \text{if LDPC} \end{cases} \quad (28)$$

where symbols Ui and Vi are processed in the LDPC case ($i = 0, 1, 2, 3$) and the two symbol sets (Ui, Vi) and (Ui', Vi') are processed in the turbo case. As in Section II, a maximum clock frequency of 200 MHz has been set, and the synthesis has been carried out on a 130-nm standard-cell application-specific integrated circuit library for a data width of 8 b where the three least significant ones are devoted to represent the

TABLE II
COMPARISON OF DIFFERENT REDUCED COMPLEXITY DECODING ALGORITHMS TO IMPLEMENT A PARALLEL EIGHT-INPUT CN AND TWO EIGHT-INPUT \max^* BLOCKS ON A 130-nm STANDARD-CELL TECHNOLOGY FOR A 200-MHz CLOCK FREQUENCY

| Decoding Algorithm | Single Mode | | Dual Mode |
|----------------------------------|--------------|--------------|--------------|
| | Turbo | LDPC | Turbo+LDPC |
| | [Eq. kgates] | [Eq. kgates] | [Eq. kgates] |
| MS | 2.18 | 1.49 | 3.67 |
| OMS | 2.18 | 1.52 | 3.70 |
| NMS | 2.18 | 1.53 | 3.71 |
| $r = 3$ approx. (20) & scaling | - | 5.24 | 5.64 |
| $r = 4$ approx. (25) & scaling | - | 5.82 | 6.22 |
| MacLaurin approx. [10] & scaling | - | 6.73 | 7.13 |
| Min-Sum plus correction [19] | 2.18 | 8.04 | 10.22 |
| Sum-Product | 2.18 | 16.74 | 18.92 |

fractional part. In Table II, the proposed dual-mode turbo-LDPC architecture is compared with other known solutions to implement CNs. As it can be observed, MS-based architectures, i.e., MS, OMS, and NMS, exhibit lower computational complexity as compared to the architectures which are based on the \max^* design. However, our previously reported results (see Section III) confirm similar finding reported in [15], i.e., MS-based LDPC decoding algorithms have inferior BER performance as compared to the ones which are based on the \max^* operation. As a consequence, \max^* -based architectures have been suggested as an enabling solution to implement dual-mode turbo-LDPC architectures [15], [16]. Moreover, the proposed architecture can be used to reduce the complexity of the dual-mode turbo-LDPC architectures proposed in [15] and [16] where the correction term $f_c(|x_1 - x_2|)$ in (2) is implemented with a lookup table [8]. As a consequence, in these cases, two eight-input \max^* blocks ought to be added to obtain a fair comparison. Each eight-input \max^* block requires 1.09 equivalent kgates (Eq. kgates); thus, in Table II, the areas for single-mode (second and third columns) and dual-mode (fourth column) architectures are explicitly shown. Finally, Table III depicts an overall comparison, in terms of BER performance, ANI, and equivalent number of gates obtained by postsynthesis results for the WiMAX LDPC code with dual-mode architecture. Note that, from Table III, the MS-plus-correction algorithm [19] requires higher computational complexity as compared to the previously mentioned reduced complexity algorithms. From this table, it is concluded that both $r = 4$ and MacLaurin [10] approximations have the same performance in terms of BER and ANI. However, the proposed architecture outperforms the MacLaurin approximation in terms of complexity. Compared with MS-based implementations, the proposed architectures, particularly the one with $r = 3$, achieve better BER with a small increase in the complexity.

TABLE III
COMPARISON OF DIFFERENT REDUCED COMPLEXITY DECODING ALGORITHMS. $N = 2304$ b, $R = 1/2$, AND WiMAX LDPC CODE WITH DUAL-MODE ARCHITECTURE

| Decoding Algorithm | Eb/No @ BER= 10^{-4} | ANI | Eq. kgates |
|----------------------------------|------------------------|------|------------|
| MS | 2.14 | 11.2 | 3.67 |
| OMS | 1.86 | 13.0 | 3.70 |
| NMS | 1.70 | 12.5 | 3.71 |
| $r = 3$ approx. (20) & scaling | 1.65 | 12.3 | 5.64 |
| $r = 4$ approx. (25) & scaling | 1.64 | 12.2 | 6.22 |
| MacLaurin approx. [10] & scaling | 1.64 | 12.3 | 7.13 |
| Min-Sum plus correction [19] | 1.64 | 12.2 | 10.22 |
| Sum-Product | 1.64 | 12.1 | 18.92 |

V. CONCLUSION

In this paper, practical aspects of \max^* implementation used in decoding of both turbo and LDPC codes have been discussed. A unified framework for the generalized \max^* operation, including most of the previously published algorithms, has been established. Moreover, low-complexity hardware architectures to implement the generalized \max^* operation have been presented, together with architectural and very large scale integration design details. Finally, the adoption of this generalized \max^* operation in joint turbo-LDPC architectures has been proposed, showing that generalized \max^* implementations with $r = 3$ and $r = 4$ achieve essentially optimal BER performance with lower computational complexity as compared to dual-mode turbo-LDPC decoding architectures.

REFERENCES

- [1] C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error correcting coding and decoding: Turbo codes," in *Proc. IEEE Int. Conf. Commun.*, 1993, pp. 1064–1070.
- [2] R. Gallager, "Low-density parity-check codes," *IRE Trans. Inf. Theory*, vol. 8, pp. 21–28, Jan. 1962.
- [3] S. Jeon and B. V. K. V. Kumar, "Binary SOVA and nonbinary LDPC codes for turbo equalization in magnetic recording channels," *IEEE Trans. Magn.*, vol. 46, no. 6, pp. 2248–2251, Jun. 2010.
- [4] *Consultative Committee for Space Data Systems (CCSDS): Telemetry Channel Coding*, May 1999.
- [5] Y. Tong, T. H. Yeap, and J. Y. Chouinard, "VHDL implementation of a turbo decoder with log-MAP-based iterative decoding," *IEEE Trans. Instrum. Meas.*, vol. 53, no. 4, pp. 1268–1278, Aug. 2004.
- [6] S. Talakoub, L. Sabeti, B. Shahrava, and M. Ahmadi, "An improved Max-Log-MAP algorithm for turbo decoding and turbo equalization," *IEEE Trans. Instrum. Meas.*, vol. 56, no. 3, pp. 1058–1063, Jun. 2007.
- [7] X. Yin and J. Liu, "Design and implementation of an improved 3G turbo codes interleaver for 3GPP system," in *Proc. Int. Conf. Electron. Meas. Instrum.*, 2009, pp. 319–321.
- [8] P. Robertson, E. Villebrun, and P. Hoeher, "A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain," in *Proc. IEEE Int. Conf. Commun.*, 1995, pp. 1009–1013.
- [9] B. Classon, K. Blankenship, and V. Desai, "Channel coding for 4G systems with adaptive modulation and coding," *IEEE Wireless Commun. Mag.*, vol. 9, no. 2, pp. 8–13, Apr. 2002.
- [10] S. Papaharalabos and P. T. Mathiopoulos, "Simplified sum-product algorithm for decoding LDPC codes with optimal performance," *Electron. Lett.*, vol. 45, no. 2, pp. 116–117, Jan. 2009.
- [11] J. Cheng and T. Ottosson, "Linearly approximated Log-MAP algorithms for turbo decoding," in *Proc. IEEE Veh. Technol. Conf.*, 2000, pp. 2252–2256.

- [12] K. L. Hsiung, S. J. Kim, and S. Boyd, "Tractable approximate robust geometric programming," *Springer Optimization Eng. J.*, vol. 9, no. 2, pp. 95–118, Jun. 2008.
- [13] M. Sybis, P. Tyczka, S. Papaharalabos, and P. T. Mathiopoulos, "Reduced-complexity algorithms for near-optimal decoding of turbo TCM codes," *Electron. Lett.*, vol. 45, no. 5, pp. 278–279, Feb. 2009.
- [14] S. Papaharalabos, P. T. Mathiopoulos, G. Masera, and M. Martina, "On optimal and near-optimal turbo decoding using generalized max* operator," *IEEE Commun. Lett.*, vol. 13, no. 7, pp. 522–524, Jul. 2009.
- [15] Y. Sun and J. R. Cavallaro, "Unified decoder architecture for LDPC/turbo codes," in *Proc. IEEE Workshop Signal Process. Syst.*, 2008, pp. 13–18.
- [16] M. Rovini, G. Gentile, and L. Fanucci, "A flexible state-metric recursion unit for a multi-standard BCJR decoder," in *Proc. IEEE Int. Conf. Signals Circuits Syst.*, 2009, pp. 1–6.
- [17] W. E. Ryan, "An introduction to LDPC codes," in *CRC Handbook for Coding and Signal Processing for Recording Systems*, B. Vasic, Ed. Boca Raton, FL: CRC Press, 2004.
- [18] J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier, and X. Y. Hu, "Reduced-complexity decoding of LDPC codes," *IEEE Trans. Commun.*, vol. 53, no. 8, pp. 1288–1299, Aug. 2005.
- [19] X. Y. Hu, E. Eleftheriou, D. M. Arnold, and A. Dholakia, "Efficient implementations of the sum-product algorithm for decoding LDPC codes," in *Proc. IEEE Global Telecommun. Conf.*, 2001, pp. 1036–1036E.
- [20] D. J. C. MacKay, *Online Database of Low-Density Parity-Check Codes*. [Online]. Available: <http://www.inference.phy.cam.ac.uk/mackay/codes/data.html>
- [21] J. Vogt and A. Finger, "Improving the max-log-MAP turbo decoder," *IEEE Electron. Lett.*, vol. 36, no. 23, pp. 1937–1939, Nov. 2000.
- [22] *Air Interface for Fixed and Mobile Broadband Wireless Access Systems: Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands*, IEEE Std. P802.16e-2005 Amendment 2, Feb. 2006.



Maurizio Martina (S'98–M'05) received the M.Sc. and Ph.D. degrees in electrical engineering from Politecnico di Torino, Torino, Italy, in 2000 and 2004, respectively.

He is currently a Postdoctoral Researcher with the VLSI Laboratory, Dipartimento di Elettronica, Politecnico di Torino. His research activities include very large scale integration design and implementation of architectures for digital signal processing and communications.



Guido Masera (SM'07) received the Dr.Eng. degree (*summa cum laude*) and the Ph.D. degree in electrical engineering from Politecnico di Torino, Torino, Italy, in 1986 and 1992, respectively.

From 1986 to 1988, he was a Researcher with Centro Studi e Laboratori in Telecomunicazioni, Torino, where he was involved in the standardization activities for the Global System for Mobile Communications system. Since 1992, he has been with the Dipartimento di Elettronica, Politecnico di Torino, where he was an Assistant Professor and is currently

an Associate Professor and a Member of the VLSI Laboratory group. In the frame of national and European research projects, he has been a codesigner of several application-specific integrated circuit (ASIC) and field-programmable gate array implementations in the fields of artificial intelligence, computer networks, digital signal processing, transmission, and coding. He has coauthored more than 160 journal and conference papers in the areas of ASIC system-on-a-chip development, architectural synthesis, and very large scale integration circuit modeling and optimization. His research interests include several aspects in the design of digital integrated circuits and systems, with special emphasis on high-performance architecture development (particularly for wireless communications and multimedia applications) and on-chip interconnect modeling and optimization.



Stylianos Papaharalabos received the Diploma degree in electrical and computer engineering from the Aristotle University of Thessaloniki, Thessaloniki, Greece, in 2001 and the M.Sc. degree by research and Ph.D. degree in electrical engineering from the University of Surrey, Guildford, U.K., in 2002 and 2006, respectively.

Since 2006, he has been a Postdoctoral Research Fellow with the Institute for Space Applications and Remote Sensing, National Observatory of Athens, Penteli, Greece. He is also currently with Athens Information Technology, Peania, Greece. Over the past several years, he has participated in a number of European Information and Communication Technologies and European Space Agency R&D projects dealing with the physical layer of wireless telecommunication systems. He is the author or coauthor of more than 32 journal and conference papers in these fields, including two book chapters. His research interests include advanced channel-coding schemes and iterative decoding techniques, joint source and channel coding, coded modulation, channel modeling, estimation algorithms, and software/cognitive radios.

Dr. Papaharalabos is a member of the Technical Chamber of Greece. He has acted as a Technical Program Committee member for several international conferences. For the International Conference on Advances in Satellite and Space Communications (SPACOMM) 2010 and 2011, he has been an Advisory Chair Committee member.




P. Takis Mathiopoulos (SM'94) received the Ph.D. degree in digital communications from the University of Ottawa, Ottawa, ON, Canada, in 1989.

From 1982 to 1986, he was with Raytheon Canada Ltd., where he worked in the areas of air navigational and satellite communications. In 1988, he joined the Department of Electrical and Computer Engineering, The University of British Columbia, Vancouver, BC, Canada, where he was a Faculty Member until 2003, holding the rank of Professor since 2000. He is currently the Director of Research with the Institute

for Space Applications and Remote Sensing (ISARS), National Observatory of Athens, Penteli, Greece, where he established the Wireless Communications Research Group. As ISARS' Director (2000–2004), he has led the institute to significant expansion R&D growth and international scientific recognition. For these achievements, ISARS has been selected as a National Centre of Excellence for the years 2005–2008. Since 2003, he has been a part-time Professor with the Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Athens, Greece, where he has been recently elected Professor of digital communications. Since 2008 and for a period of five years, he has been a Guest Professor with the Southwest Jiaotong University, Chengdu, China. For the last 20 years, he has been conducting research mainly on the physical layer of digital communication systems for terrestrial and satellite applications, including digital communications over fading and interference environments. He coauthored a paper in IEEE Global Communications Conference 1989 establishing for the first time in the open technical literature the link between maximum-likelihood sequence estimator and multiple (or multisymbol) differential detection for the additive white Gaussian noise and fading channels. He is also interested in channel characterization and measurements, modulation and coding techniques, single-input-multiple-output/multiple-input-multiple-output, ultra-wide-band, orthogonal-frequency-division-multiplexing, and software/cognitive radios. In these areas, he has coauthored some 80 IEEE journal papers, four book chapters, and more than 110 conference papers. He has been the Principal Investigator for more than 40 research grants and has supervised the thesis of 11 Ph.D. and 23 M.Sc. students. He has regularly acted as a Consultant for various governmental and private organizations. Since 1993, he has served on a regular basis as a Scientific Advisor and a Technical Expert for the European Commission (EC). He has been or is currently the Greek representative to high-level committees in the EC and the European Space Agency. He has delivered numerous invited presentations, including plenary lectures, and has taught many short courses all over the world.

Dr. Mathiopoulos has served or is currently on the Editorial Board of several scientific journals, including the *IET Communications* and the *IEEE TRANSACTIONS ON COMMUNICATIONS* (1993–2005). He has been a member of the Technical Program Committee (TPC) of more than 50 international conferences, as well as the TPC Vice Chair for the IEEE Vehicular Technology Conference 2006—Spring and IEEE Vehicular Technology Conference 2008—Fall and the Cochair of Forum for European ICT & Media Professionals (FITCE) International Congress 2011. He was an Advanced Systems Institute Fellow. He was a recipient of the Killam Research Fellowship and a corecipient of the Best Paper Award from the 2008 International Conference on Communication, Control, and Signal Processing.



Fotios Gioulekas received the Diploma and Ph.D. degrees in electrical and computer engineering from the University of Patras, Patras, Greece, in 2000 and 2007, respectively.

From 2000 to 2007, he was a Researcher on contract with the Applied Electronics Laboratory, University of Patras, and with the Industrial Systems Institute, Patras, where he was involved in several R&D projects in the area of embedded system modeling and design, IC mixed-signal design for telecommunication applications, and design and implementation of forward error correction (FEC) schemes. He is a Cofounder of Analogies S.A., where he was a FEC/Error Correcting Code Team Lead in 2006 specializing in mixed-signal and analog design physical interfaces physical layers of telecommunication systems, the development and silicon implementations of algorithms for error-correcting codes (turbo and low-density parity check), coded-modulation schemes, and channel equalizers. He technically coordinates many R&D projects. From 2009 to 2010, he was also an Adjunct Assistant Professor (by contract) with the Department of Computer Engineering and Informatics, University of Patras. Since 2011, he has been an Information Technology Engineer with the General University Hospital of Larissa, Larissa, Greece. He has authored or coauthored several journal and conference papers and three patent provision applications.

Dr. Gioulekas is a member of the Technical Chamber of Greece and acting also as a Technical Reviewer for various conferences and journals.