```
`timescale 1ns / 1ps
// Company:
// Engineer:
module Top Module Main(
   input [7:0] sw,
   input btnL,
   input btnC,
   input btnR,
   input clkin,
   output [6:0] seq,
   output dp,
   output [3:0] an
   );
   wire [1:0] button;
   wire [7:0] sum output;
   wire [6:0] left disp, right disp;
   assign button[0] = btnL, button[1] =
btnC_{,} an[3] = 1, an[2] = 1, dp = 1;
   //Incrementer(a [7:0], [1:0] b, [7:0]
```

```
s)
    Incrementer inc (.a(sw), .b(button),
.s(sum_output)); //sum output bus 4 to
hex7seg1 and hex7seg2
   hex7seg sgmt cnvtr1
(.n(sum output[3:0]), .seg(left disp));
//left display
   hex7seg sgmt cnvtr2
(.n(sum output[7:4]), .seg(right disp));
//right display
   wire dig sel;
    lab3 digsel lab3 digselect
(.clkin(clkin), .greset(btnR),
.digsel(dig sel));
    assign an[0] = dig_sel, an[1] =
!dig sel;
   //m2 1x8(.in0 [7:0], .in1 [7:0], .sel,
out [7:0])
   m2 1x8 mux8 1(.in0(right disp),
.in1(left disp), .sel(dig sel),
.out(seg)); //seg is the output of the
display
```

