```
module StateMachine(
    input Left,
   input Right,
   input clk,
   output RunGame,
   output Add,
   output Subtract
   );
   wire left, right, INIT PRESS;
   wire IDLE, LEFT BREAK, RIGHT BREAK, ALL BREAK;
   wire Next IDLE, Next_LEFT_BREAK, Next_RIGHT_BREAK,
Next ALL BREAK, out;
   FDRE \# (.INIT(1'b0)) sync1 (.C(clk), .R(1'b0),
.CE(1'b1), .D(Left), .Q(left));
   FDRE \# (.INIT(1'b0)) sync2 (.C(clk), .R(1'b0),
.CE(1'b1), .D(Right), .Q(right));
   Edge Detector btn press (.clk(clk), .btn(!IDLE),
.out(out));
   FDRE #(.INIT(1'b0)) init btn (.C(clk), .R(1'b0),
.CE(out), .D(Right), .Q(INIT PRESS)); //1 if INIT
right, 0 if left
   wire IDLE, LEFT BREAK, RIGHT BREAK, ALL BREAK;
   wire Next IDLE, Next_LEFT_BREAK, Next_RIGHT_BREAK,
Next ALL BREAK;
   assign Next IDLE = (IDLE & !left & !right) |
(LEFT BREAK & !left & !right) |
                        (RIGHT BREAK & !left & !right) |
```

```
(ALL BREAK & !left & !right);
   FDRE #(.INIT(1'b1)) idle (.C(clk), .R(1'b0),
.CE(1'b1), .D(Next IDLE), .Q(IDLE));
   assign Next LEFT BREAK = (LEFT BREAK & left &
!right) | (IDLE & left & !right) |
                              (RIGHT BREAK & left &
!right) | (ALL BREAK & left & !right);
   FDRE \#(.INIT(1'b0)) left break (.C(clk), .R(1'b0),
.CE(1'b1), .D(Next LEFT BREAK), .Q(LEFT BREAK));
   assign Next RIGHT BREAK = (LEFT BREAK & !left &
right) | (IDLE & !left & right) |
                               (RIGHT BREAK & !left &
right) | (ALL BREAK & !left & right);
   FDRE \#(.INIT(1'b0)) right break (.C(clk), .R(1'b0),
.CE(1'b1), .D(Next RIGHT BREAK), .Q(RIGHT BREAK));
   assign Next ALL BREAK = (LEFT BREAK & left & right)
| (IDLE & left & right) |
                             (RIGHT BREAK & left &
right) | (ALL BREAK & left & right);
   FDRE \#(.INIT(1'b0)) all break (.C(clk), .R(1'b0),
.CE(1'b1), .D(Next ALL BREAK), .Q(ALL BREAK));
   assign RunGame = !IDLE;
   assign Add = LEFT BREAK & !left & !right &
INIT PRESS;
   assign Subtract = RIGHT BREAK & !left & !right &
!INIT PRESS;
endmodule
```