```
`timescale 1ns / 1ps
// Company:
// Engineer:
`timescale 1ps/1ps
module clk wiz 0
(// Clock in ports
 // Clock out ports
 output clk out1,
 // Status and control signals
 input
            reset,
 output locked,
 input
         clk in1
);
 // Input buffering
wire clk in1 clk wiz 0;
wire clk in2 clk wiz 0;
 IBUF clkin1 ibufg
  (.O (clk in1 clk wiz 0),
```

```
.I (clk in1));
// Clocking PRIMITIVE
// Instantiation of the MMCM PRIMITIVE
//
     * Unused inputs are tied off
// * Unused outputs are labeled unused
            clk out1 clk wiz 0;
wire
            clk out2 clk wiz 0;
wire
            clk out3 clk wiz 0;
wire
wire
            clk out4 clk wiz 0;
            clk out5 clk wiz 0;
wire
wire
            clk out6 clk wiz 0;
            clk out7 clk wiz 0;
wire
wire [15:0] do unused;
            drdy unused;
wire
            psdone unused;
wire
       locked int;
wire
            clkfbout clk wiz 0;
wire
            clkfbout buf clk wiz 0;
wire
```

```
clkfboutb unused;
wire
  wire clkout0b_unused;
 wire clkout1 unused;
 wire clkout1b unused;
wire clkout2 unused;
wire clkout2b_unused;
wire clkout3 unused;
wire clkout3b unused;
wire clkout4 unused;
wire
            clkout5 unused;
wire
            clkout6 unused;
            clkfbstopped unused;
wire
        clkinstopped unused;
wire
wire
            reset high;
MMCME2_ADV
#(.BANDWIDTH
                          ("OPTIMIZED"),
  .CLKOUT4 CASCADE
                         ("FALSE"),
                         ("ZHOLD"),
  .COMPENSATION
  .STARTUP WAIT
                         ("FALSE"),
  . \mathsf{DIVCLK}_{\mathsf{DIVIDE}}
                         (1)
  .CLKFBOUT MULT F (9.125),
  .CLKFBOUT_PHASE (0.000),
  .CLKFBOUT USE FINE PS ("FALSE"),
```

```
.CLKOUTO DIVIDE F
                           (36.500),
    .CLKOUTO PHASE
                           (0.000),
    .CLKOUTO DUTY CYCLE (0.500),
    .CLKOUTO USE FINE PS ("FALSE"),
    .CLKIN1 PERIOD
                           (10.0)
 mmcm adv inst
   // Output clocks
    .CLKFBOUT
(clkfbout_clk_wiz_0),
    .CLKFBOUTB
(clkfboutb unused),
    .CLKOUT0
(clk_out1_clk_wiz_0),
    .CLKOUT0B
                           (clkout0b unused),
    .CLKOUT1
                           (clkout1 unused),
                           (clkout1b unused),
    .CLKOUT1B
    .CLKOUT2
                           (clkout2 unused),
    .CLKOUT2B
                           (clkout2b unused),
    .CLKOUT3
                           (clkout3 unused),
    .CLKOUT3B
                           (clkout3b unused),
                          (clkout4 unused),
    .CLKOUT4
                           (clkout5_unused),
    .CLKOUT5
    .CLKOUT6
                           (clkout6 unused),
```

```
// Input clock control
    .CLKFBIN
(clkfbout buf clk_wiz_0),
    .CLKIN1
(clk in1 clk wiz 0),
    .CLKIN2
                            (1'b0),
     // Tied to always select the primary
input clock
                            (1'b1),
    .CLKINSEL
    // Ports for dynamic reconfiguration
                            (7'h0),
    . DADDR
                            (1'b0),
    .DCLK
                            (1'b0),
    . DEN
                            (16'h0),
    .DI
                            (do unused),
    . DO
    . DRDY
                            (drdy unused),
                            (1'b0),
    . DWE
    // Ports for dynamic phase shift
                            (1'b0),
    .PSCLK
    .PSEN
                            (1'b0),
    .PSINCDEC
                            (1'b0),
    . PSDONE
                            (psdone unused),
    // Other control and status signals
                            (locked int),
    .LOCKED
```

```
.CLKINSTOPPED
(clkinstopped unused),
   .CLKFBSTOPPED
(clkfbstopped unused),
                       (1'b0),
   . PWRDWN
                       (reset high));
   .RST
 assign reset high = reset;
 assign locked = locked int;
// Clock Monitor clock assigning
//-----
// Output buffering
 //-----
 BUFG clkf buf
   (.O (clkfbout buf clk wiz 0),
   .I (clkfbout clk wiz 0));
 BUFG clkout1 buf
   (.O (clk out1),
   .I (clk out1 clk wiz 0));
```

```
endmodule
module clkcntrl4(clkin,
                  //clkb2,
                  seldig);
    input clkin;
  // output clkb2;
   output seldig;
   //wire XLXN 38;
   //wire XLXN 39;
   wire XLXN 44;
   wire XLXN 47;
   wire XLXN 70;
   wire XLXN 71;
   wire XLXN 72;
   wire XLXN 73;
   wire XLXN 74;
   wire XLXN 75;
   wire XLXN 76;
```

```
wire clkb2 DUMMY;
   GND XLXI_24 (.G(XLXN_44));
   (* HU SET = "XLXI 37 73" *)
   CB4CE MXILINX clkcntrl4 XLXI 37
(.C(clkb2_DUMMY),
.CE(XLXN_73),
.CLR(XLXN 76),
.CEO(XLXN 72),
                                      .Q0(),
                                      .Q1(),
.Q2(XLXN_74),
                                      .Q3(),
                                      .TC());
   (* HU SET = "XLXI 38 74" *)
   CB4CE MXILINX clkcntrl4 XLXI 38
(.C(clkb2_DUMMY),
.CE (XLXN 72),
```

```
.CEO(XLXN_70),
                                       .Q0(),
                                       .Q1(),
                                       .Q2(),
                                       .Q3(),
                                       .TC());
   (* HU SET = "XLXI 39 75" *)
   CB4CE MXILINX clkcntrl4 XLXI 39
(.C(clkb2 DUMMY),
.CE(XLXN 70),
.CLR(XLXN 76),
.CEO(XLXN 71),
                                      .Q0(),
                                       .Q1(),
                                       .Q2(),
                                       .Q3(),
                                       .TC());
   (* HU SET = "XLXI 40 76" *)
```

.CLR ($XLXN_76$),

```
CB4CE MXILINX clkcntrl4 XLXI_40
(.C(clkb2 DUMMY),
.CE (XLXN_71),
.CLR (XLXN_76),
.CEO(),
.Q0(XLXN 75),
                                     .Q1(),
                                     .Q2(),
                                     .Q3(),
                                     .TC());
  VCC XLXI_41 (.P(XLXN_73));
  GND XLXI 43 (.G(XLXN 76));
  BUF XLXI 328 (.I(clkin),
                   .O(clkb2 DUMMY));
`ifdef XILINX SIMULATOR
  BUF XLXI 336 (.I(XLXN 74),
`else BUF XLXI 336 (.I(XLXN_75),
`endif
                 .0(seldig));
endmodule
```

```
module lab3 digsel(
    input clkin,
    input greset, //btnR
    output digsel);
       clk wiz 0 my clk inst
(.clk_out1(clk), .reset(greset),
.locked(), .clk in1(clkin));
       clkcntrl4 slowit (.clkin(clk),
.seldig(digsel));
       STARTUPE2 # (.PROG USR("FALSE"), //
Activate program event security feature.
Requires encrypted bitstreams.
                      .SIM CCLK FREQ(0.0)
// Set the Configuration Clock
Frequency(ns) for simulation.
              STARTUPE2 inst (.CFGCLK(),
// 1-bit output: Configuration main clock
```

```
output
                               .CFGMCLK(),
// 1-bit output: Configuration internal
oscillator clock output
                               .EOS(),
// 1-bit output: Active high output signal
indicating the End Of Startup.
                               .PREQ(),//
1-bit output: PROGRAM request to fabric
output
                               .CLK(), //
1-bit input: User start-up clock input
.GSR(greset), // 1-bit input: Global
Set/Reset input (GSR cannot be used for
the port name)
                               .GTS(), //
1-bit input: Global 3-state input (GTS
cannot be used for the port name)
.KEYCLEARB(), // 1-bit input: Clear AES
Decrypter Key input from Battery-Backed
RAM (BBRAM)
                               .PACK(), //
```

```
1-bit input: PROGRAM acknowledge input
                               .USRCCLKO(),
// 1-bit input: User CCLK input
.USRCCLKTS(), // 1-bit input: User CCLK
3-state enable input
.USRDONEO(), // 1-bit input: User DONE pin
output control
.USRDONETS() // 1-bit input: User DONE
3-state enable output
                              ); // End of
STARTUPE2 inst instantiation
endmodule
module FTCE MXILINX clkcntrl4(C,
                               CE,
                               CLR,
                               Τ,
                               Q);
```

```
parameter INIT = 1'b0;
    input C;
    input CE;
    input CLR;
    input T;
   output Q;
   wire TQ;
   wire Q DUMMY;
   assign Q = Q DUMMY;
   XOR2 I_36 32 (.IO(T),
                  .I1(Q DUMMY),
                  .O(TQ));
   ///(* RLOC = "X0Y0" *)
   FDCE I_36_35 (.C(C),
                  .CE(CE),
                  .CLR (CLR),
                  .D(TQ),
                  .Q(Q_DUMMY));
endmodule
`timescale 1ns / 1ps
```

```
module CB4CE MXILINX clkcntrl4(C,
                                  CE,
                                  CLR,
                                  CEO,
                                  Q0,
                                  Q1,
                                  Q2,
                                  Q3,
                                  TC);
    input C;
    input CE;
    input CLR;
   output CEO;
   output Q0;
   output Q1;
   output Q2;
   output Q3;
   output TC;
   wire T2;
   wire T3;
   wire XLXN 1;
```

```
wire Q0 DUMMY;
  wire Q1 DUMMY;
  wire Q2 DUMMY;
  wire Q3 DUMMY;
  wire TC DUMMY;
   assign Q0 = Q0 DUMMY;
   assign Q1 = Q1 DUMMY;
   assign Q2 = Q2_DUMMY;
   assign Q3 = Q3 DUMMY;
   assign TC = TC DUMMY;
   (* HU SET = "I Q0 69" *)
   FTCE_MXILINX clkcntrl4 #( .INIT(1'b0) )
I Q0 (.C(C),
                                  .CE (CE),
                                  .CLR (CLR),
.T(XLXN 1),
.Q(Q0 DUMMY));
   (* HU_SET = "I_Q1 70" *)
   FTCE_MXILINX_clkcntrl4 #( .INIT(1'b0) )
IQ1(.C(C),
                                  .CE (CE),
```

```
.CLR (CLR),
.T(Q0 DUMMY),
.Q(Q1 DUMMY));
   (* HU SET = "I Q2 71" *)
   FTCE_MXILINX_clkcntrl4 #( .INIT(1'b0) )
I Q2 (.C(C),
                                   .CE (CE),
                                   .CLR (CLR),
                                   .T(T2),
.Q(Q2 DUMMY));
   (* HU SET = "I Q3 72" *)
   FTCE MXILINX clkcntrl4 #( .INIT(1'b0) )
I Q3 (.C(C),
                                   .CE(CE),
                                   .CLR (CLR),
                                   .T(T3),
.Q(Q3 DUMMY));
   AND4 I 36 31 (.IO(Q3 DUMMY),
                  .I1(Q2 DUMMY),
                  .I2(Q1 DUMMY),
```

```
.I3(Q0 DUMMY),
               .O(TC DUMMY));
AND3 I 36 32 (.IO(Q2 DUMMY),
               .I1(Q1 DUMMY),
               .I2(Q0 DUMMY),
               .0(T3));
AND2 I_36_33 (.IO(Q1_DUMMY),
               .I1(Q0 DUMMY),
               .0(T2));
VCC I_36_58 (.P(XLXN_1));
AND2 I 36 67 (.IO(CE),
               .I1(TC DUMMY),
               .O(CEO));
```

endmodule