```
module Top Module main(
   input clkin, input btnR, input btnU, input btnD, input btnC, input btnL,
   input [15:0]sw,
   output [6:0] seg, output dp, output [3:0] an, [15:0] led
   );
   //some module with 3 input, 1 output. IN: 16bit bus, btnC, clk
   wire up btn, down btn, btnU press;
   wire digsel, clk;
   wire utc, dtc, btnC hold;
   wire [15:0]bit16out;
   assign led = sw; //turns on the LED to the corresponding switch
   lab4 clks slowit (.clkin(clkin), .greset(btnR), .clk(clk), .digsel(digsel));
//DONE
   Edge_Detector edge_dct1(.clk(clk), .btn(btnU), .out(btnU press)); //1 input for
OR gate
   assign btnC hold = (bit16out == 16'b11111111111110011) ? 0 :
                                                                     //fffc
                                                                     //fffd
                       (bit16out == 16'b11111111111111) ? 0 :
                       (bit16out == 16'b1111111111111) ? 0 :
                                                                     //fffe
                       (bit16out == 16'b11111111111111) ? 0 : 1; //ffff
   assign up btn = (btnC hold & btnC) | btnU press;
   Edge Detector edge dct2(.clk(clk), .btn(btnD), .out(down btn)); //input for
16bit cntr
   countUD16L counter1 (.clk(clk), .Up(up btn), .Dw(down btn),
        .LD(btnL), .Din(sw), .UTC(utc), .DTC(dtc), .Q(bit16out)); //may change UTC
and DTC outputs
   wire [3:0]Qring;
   RingCounter ring cntr (.digsel(digsel), .clk(clk), .Q(Qring));
   assign an[0] = !Qring[0];
   assign an[1] = !Qring[1];
   assign an [2] = !Qring[2];
   assign an [3] = !Qring[3];
   assign dp = \sim ((Qring[1] \& utc) | (Qring[2] \& dtc));
  // assign dp = \sim (Qring[2] & utc);
   //Selector module with IN: 3bit sel from RingCounter, OUT: 4bit H
   wire [3:0]sel;
   Selector select(.sel(Qring), .N(bit16out), .H(sel));
  // assign dp = (\simQring[2] & \simutc) | (\simQring[1] & \simdtc);//\sim(utc | dtc) & (Qring[2]
| Qring[3]);
```

```
//hex7seg module with IN 4bit bus from Selector, OUT: 7bit to svnseg_disp
hex7seg segment_disp (.n(sel), .seg(seg));
```

endmodule