ECEN 474 Project 4 Report: ALU with Memory Integration

Gael Perez

April 18, 2025

Abstract

An arithmetic logic unit (ALU) was constructed in VHDL and integrated with a memory system on the DE10-Lite FPGA board. This system was designed to support sixteen 4-bit opcodes, including arithmetic, logic, shift, and compare operations. Manual operand loading, computation, and memory updates were implemented using a single-button-controlled finite state machine. The result of each computation was displayed in real-time on the HEX display, and operation status was indicated using LED flags.

Overview

The project began by implementing a combinational ALU that supported sixteen opcodes, including add, subtract, increment, decrement, logical shift left/right, arithmetic shift left and right, bitwise logic (AND, OR, XOR, NOT), compare, pass A, one's complement, and a custom negate operation. Each operation produced an 8-bit result and a corresponding set of status flags.

A synchronous RAM module was developed to store operand values and computation results. The RAM was implemented with 2-bit addressing and 8-bit data width, allowing for four memory locations. The ALU was connected to this RAM through a top-level controller designed to process memory read-compute-write cycles on each button press.

To eliminate timing issues and delta delay mismatches between setting memory addresses and reading outputs, a 7-state FSM was implemented. The states were responsible for sequentially reading operands A and B from memory, buffering those values, loading the opcode, executing the ALU, and writing the result back to memory. The FSM ensured stable operation by isolating memory reads and writes into discrete states and using a latched output to update the HEX display only after a successful memory write.

Manual value loading was achieved by chaining operations such as increment and pass A to build operand values in memory. The system allowed for real-time debugging and validation via the HEX display and LEDR flags, with memory addresses and opcodes selected using switches.

Results

The ALU system was tested across a comprehensive set of operations. For example, the add operation was validated by incrementing memory address 01 until it reached 2, copying that value to address 10, incrementing again to produce 3, and then adding the two values. The result, 5, was displayed correctly on the HEX display and written to a designated address. Subsequent additions such as 5 + 3 = 8 were verified.

The compare opcode successfully lit up only one of the zero, positive, or negative flags depending on the operands. The negate operation (opcode "1111") being the custom operation, returned the two's complement of the input and correctly displayed negative values on the HEX display such that 5 produced -5.

Logical operations such as OR, AND, XOR, and one's complement were also tested by composing bit patterns in memory using increment and pass A operations, then applying the opcode and verifying the results. For instance, OR-ing 5 and 10 produced 15, correctly shown on the HEX display and confirmed via LEDR flags.

All tests were executed through a single-button-controlled FSM, ensuring each operation completed one full cycle (read A, read B, compute, write result, update display) per press. No simulation waveforms were needed as the live board demonstration confirmed full functionality. Timing glitches from earlier implementations were resolved by introducing proper memory read delays across separate FSM states.

Table 1: Step-by-ste	n ALU	Operation	using INO	C. PASS A	and ADD
10010 1. DUOP D, BUC	PILLO	Operation	abiii 5 ii v	σ_{i}	., and ribb

BTN #	A Addr	B Addr	Opcode	Write Addr	Action	HEX
1	01	XX	0010	01	INC memory[01] \rightarrow	0001
2	01	XX	0010	01	becomes 1 INC memory[01] \rightarrow becomes 2	0002
3	01	00	0110	10	PASS A (2) to memory[10]	0002
4	10	XX	0010	10	INC memory[10] \rightarrow becomes 3	0003
5	01	10	0000	00	ADD $2 + 3 \rightarrow \text{mem}$ ory $[00] = 5$	0005
6	00	10	0000	01	$\overrightarrow{ADD} \ 5 + 3 \rightarrow \text{mem-}$	8000
7	01	10	0000	00	$ory[01] = 8$ $ADD 8 + 3 \rightarrow mem-$ $ory[00] = 11$	0011
8	00	01	0000	00	$\begin{array}{c} \text{ADD } 11 + 8 \rightarrow \text{mem-} \\ \text{ory}[00] = 19 \end{array}$	0019

Due to the limited number of switches available on the DE10-Lite board, not all possible ALU opcodes could be selected simultaneously. To support future expansion or a wider opcode set, one possible solution would involve multiplexing opcode input through additional button presses or mode-select flags, or integrating serial or UART-controlled opcode injection

to allow for dynamic instruction programming. The implemented memory module contained four 8-bit entries, providing a total of 4 bytes of storage. This proved sufficient for testing basic arithmetic and logical operations, but scaling to larger programs or operand sets would require increasing the address width. The fastest method to store a value such as 4 in memory location 00 was to increment a target address such as 01 four times using the INC A operation, followed by a PASS A to location 00. Storing larger values such as 64 would be inefficient using repeated increment instructions; instead, introducing immediate-value loading or block memory initialization from ROM would streamline this process. Challenges in the project primarily arose from delta timing mismatches when reading from and writing to memory. These issues were resolved by extending the FSM to seven distinct states that isolated memory read, ALU compute, and write-back phases, ensuring data stability between transitions. Simulation waveforms for key operations including addition, increment, and pass A were used to confirm the correctness of the ALU before synthesis. The model was then synthesized and validated on hardware through button-controlled test sequences and HEX display output, demonstrating the correct functionality of the integrated ALU-memory system.

Conclusion

The integration of a custom arithmetic logic unit (ALU) with a synchronous memory module on the DE10-Lite FPGA board was successfully achieved and demonstrated. A finite state machine was designed to handle memory reads, ALU computations, and memory write-back operations in a controlled sequence, allowing for precise single-button instruction execution. All sixteen opcodes were implemented and validated, including arithmetic, logic, shift, and comparison operations, as well as a custom negate instruction.

The design leveraged manual memory manipulation through increment and pass operations, allowing complex calculations such as chained additions and dynamic operand loading. Timing-related issues were mitigated by distributing memory and ALU actions across seven discrete states, ensuring signal stability and proper result display on the HEX outputs. Flags provided real-time feedback for each computation via LEDs.

The correctness of the implementation was confirmed through live hardware testing and verified with waveform simulations for key operations. The final system operated reliably and provided a versatile framework for exploring ALU behavior and memory interaction using minimal user input and onboard components.

Addendum

Listing 1: ALU.vhd

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
3
   use IEEE.STD_LOGIC_ARITH.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   entity ALU is
7
        Port (
                   : in STD_LOGIC_VECTOR(7 downto 0);
8
           Α
9
                          STD_LOGIC_VECTOR(7 downto 0);
            В
                   : in
            opcode : in STD_LOGIC_VECTOR(3 downto 0);
10
            result : out STD_LOGIC_VECTOR(7 downto 0);
11
12
            flags : out STD_LOGIC_VECTOR(7 downto 0) -- same flags
13
        );
14
   end ALU;
15
    architecture Behavioral of ALU is
16
17
        signal temp : STD_LOGIC_VECTOR(8 downto 0);
        constant ZERO8 : STD_LOGIC_VECTOR(7 downto 0) := "00000000";
18
19
   begin
20
21
        process (A, B, opcode)
22
            variable carry, parity, overflow, pos_flag, zero, negative : STD_LOGIC := '0';
            variable count : integer;
23
24
        begin
            temp <= (others => '0');
26
            carry := '0';
            parity := '0';
27
            overflow := '0';
28
            pos_flag := '0';
29
            zero := '0';
            negative := '0';
31
32
33
          case opcode is
        when "0000" => temp <= ('0' & A) + ('0' & B); -- Add
34
        when "0001" => temp <= ('0' & A) - ('0' & B); -- Sub
35
        when "0010" => temp <= ('0' & (A + 1));
                                                          -- Increment
36
37
        when "0011" => temp <= ('0' & (A - 1));
                                                          -- Decrement
        when "0100" => temp <= '0' & A(6 downto 0) & '0'; -- Logical shift left when "0101" => temp <= '0' & '0' & A(7 downto 1); -- Logical shift right
38
39
        when "0110" => temp <= '0' & A;
                                                          -- Pass A
                                                          -- AND
        when "1000" \Rightarrow temp \Leftarrow '0' & (A AND B);
41
42
        when "1001" => temp <= '0' & (A OR B);
        when "1010" => temp <= '0' & (A XOR B);
                                                          -- XOR
43
        when "1011" => temp <= '0' & (NOT A);
                                                          -- One's complement
44
        when "1100" => temp <= '0' & A(6 downto 0) & '0'; -- Arithmetic shift left
45
46
        when "1101" => temp <= '0' & (A(7) & A(7 downto 1)); -- Arithmetic shift right
        when "1110" => -- Compare
47
48
            temp(7 downto 0) <= ZERO8;
            if A > B then pos_flag := '1';
49
50
            elsif A = B then zero := '1';
51
            else negative := '1';
52
            end if;
        when "1111" => -- not A Custom
53
54
           temp <= ('0' & (NOT A)) + 1;
55
        when others =>
56
           temp <= (others => '0');
57
   end case;
58
59
   result <= temp(7 downto 0);
60
            -- Flags
61
62
            if opcode /= "1110" then
                if temp(8) = '1' then carry := '1'; end if;
63
```

```
64
                if temp(7) = '1' then negative := '1'; end if;
                if temp(7) = '0' and temp(7 downto 0) /= ZERO8 then pos_flag := '1'; end if;
65
66
                if temp(7 downto 0) = ZERO8 then zero := '1'; end if;
67
68
                -- Parity
69
                count := 0;
70
                for i in 0 to 7 loop
71
                    if temp(i) = '1' then
                         count := count + 1;
72.
73
                     end if;
74
                end loop;
75
                if (count mod 2) = 0 then parity := '1'; end if;
76
77
                -- Overflow
78
                if opcode = "0000" or opcode = "0001" then
                    if (A(7) = B(7)) and (temp(7) /= A(7)) then
79
80
                         overflow := '1';
81
                     end if;
82
                end if:
83
            end if;
84
85
            --Carry, Parity, Overflow, pos\_flag, Zero, Negative, Open, Open
86
            flags <= carry & parity & overflow & pos_flag & zero & negative & "00";
87
88
        end process;
89
   end Behavioral;
```

Listing 2: Memory.vhd

```
library IEEE;
2
    use IEEE.STD_LOGIC_1164.ALL;
3
    use IEEE.NUMERIC_STD.ALL;
 4
    entity Memory is
5
6
        Generic (
7
             ADDR_WIDTH : integer := 2;
8
             DATA_WIDTH : integer := 8
9
        );
10
        Port (
11
    clk
             : in STD_LOGIC; write_en : in STD_LOGIC;
             : in STD_LOGIC_VECTOR(ADDR_WIDTH - 1 downto 0);
12
    data_in : in STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0);
data_out : out STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0)
13
14
       );
15
16
    end Memory;
17
18
    architecture Behavioral of Memory is
19
    type ram_type is array (0 to 2**ADDR_WIDTH - 1) of STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0)
20
        signal ram : ram_type := (others => (others => '0'));
21
    begin
22
        process(clk)
23
        begin
24
             if rising_edge(clk) then
25
                 if write_en = '1' then
26
                      ram(to_integer(unsigned(addr))) <= data_in;</pre>
27
                 end if;
28
             end if;
29
        end process;
30
31
        data_out <= ram(to_integer(unsigned(addr)));</pre>
32
    end Behavioral;
```

Listing 3: Top.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
```

```
use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
   entity Top_Level is
7
      Port (
8
   CLK : in STD_LOGIC;
9
   BTN : in STD_LOGIC;
       : in STD_LOGIC_VECTOR(9 downto 0);
10
   SW
   HEXO : out STD_LOGIC_VECTOR(6 downto 0);
11
12 | HEX1 : out STD_LOGIC_VECTOR(6 downto 0);
13
   HEX2 : out STD_LOGIC_VECTOR(6 downto 0);
   HEX3 : out STD_LOGIC_VECTOR(6 downto 0);
14
15
   LEDR : out STD_LOGIC_VECTOR(9 downto 0)
       );
16
   end Top_Level;
17
18
19
   architecture Behavioral of Top_Level is
20
21
        component Memory
22
            Generic (
23
                ADDR_WIDTH : integer := 2;
24
                DATA_WIDTH : integer := 8
25
            ):
26
            Port (
   write_en : in STD_LOGIC;
27
28
            : in STD_LOGIC;
29
   addr : in STD_LOGIC_VECTOR(ADDR_WIDTH - 1 downto 0);
data_in : in STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0);
30
31
32
   data_out : out STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0)
33
           );
34
        end component;
35
36
        component ALU
37
            Port (
                        : in STD_LOGIC_VECTOR(7 downto 0);
38
                Α
                        : in STD_LOGIC_VECTOR(7 downto 0);
39
                В
40
                                     result : out STD_LOGIC_VECTOR(7 downto 0);
                opcode : in STD_LOGIC_VECTOR(3 downto 0);
41
                flags : out STD_LOGIC_VECTOR(7 downto 0)
42
43
            );
        end component;
44
45
                         : STD_LOGIC_VECTOR(3 downto 0);
46
        signal opcode
47
        signal write_enable : STD_LOGIC := '0';
                         : STD_LOGIC := '0';
48
        signal btn_prev
49
            signal mem_out : STD_LOGIC_VECTOR(7 downto 0);
50
        signal addr_A, addr_B, addr_wr : STD_LOGIC_VECTOR(1 downto 0);
        signal mem_addr : STD_LOGIC_VECTOR(1 downto 0);
51
52
                          : STD_LOGIC_VECTOR(7 downto 0);
53
        signal MemAOut
        signal MemBOut : STD_LOGIC_VECTOR(7 downto 0); signal alu_result : STD_LOGIC_VECTOR(7 downto 0);
54
55
56
        signal latched_result : STD_LOGIC_VECTOR(7 downto 0);
57
                          : STD_LOGIC_VECTOR(7 downto 0);
        signal flags
58
        signal state
                           : INTEGER range 0 to 7 := 0;
59
60
        signal dec0, dec1, dec2 : STD_LOGIC_VECTOR(3 downto 0);
        signal sign_disp : STD_LOGIC_VECTOR(6 downto 0);
61
62
63
        function to_hex_disp(val : STD_LOGIC_VECTOR(3 downto 0)) return STD_LOGIC_VECTOR is
64
        begin
65
            case val is
66
                when "0000" => return ("1000000");
67
                when "0001" => return ("1111001");
68
                when "0010" => return ("0100100");
69
                when "0011" => return ("0110000");
                when "0100" => return ("0011001");
70
71
                when "0101" => return ("0010010");
```

```
when "0110" => return ("0000010");
72
73
                  when "0111" => return ("1111000");
                  when "1000" => return ("0000000");
74
                  when "1001" => return ("0010000");
75
76
                  when others => return ("1111111");
77
             end case;
78
         end function;
79
         function Seven_disp_sign(Neg : boolean) return STD_LOGIC_VECTOR is
80
81
         begin
82
             if Neg then
83
                                       return "0111111";
84
             else
                                       return "1000000";
85
 86
             end if;
         end function;
87
88
89
    begin
         addr_A <= SW(9 downto 8);
90
91
         addr_B <= SW(7 downto 6);
         opcode <= SW(5 downto 2);
92
93
         addr_wr <= SW(1 downto 0);
94
         RAM: Memory
95
             generic map (2, 8) -- map array
96
             port map (
97
                  clk => CLK,
98
                  write_en => write_enable,
99
                  addr => mem_addr,
100
                  data_in => alu_result,
101
                  data_out => mem_out
102
             );
103
104
         U_ALU : ALU port map(
105
             A => MemAOut,
             B => MemBOut,
106
107
             opcode => opcode,
108
             result => alu_result,
             flags => flags
109
110
111
112
         process(CLK)
113
             variable signed_val, abs_val : integer;
114
         begin
115
             if rising_edge(CLK) then
116
                  case state is
                      when 0 => -- Wait for BTN
117
                          if BTN = '1' AND btn_prev = '0' then
118
                               mem_addr <= addr_A;
119
120
                               write_enable <= '0';
121
                               state <= 1;
122
                           end if;
123
124
                      when 1 \Rightarrow -- Read A
125
                          state <= 2;
126
127
                      when 2 \Rightarrow -- Latch A
                          MemAOut <= mem_out;</pre>
128
129
                          mem_addr <= addr_B;</pre>
130
                          state <= 3;
131
                      when 3 \Rightarrow -- Read B
132
133
                          state <= 4;
134
135
                      when 4 \Rightarrow -- Latch B
136
                          MemBOut <= mem_out;</pre>
137
                           state <= 5;
138
139
                      when 5 => -- ALU compute
```

```
140
                            state <= 6;
141
142
                        when 6 => -- Write operation
                            mem_addr <= addr_wr;</pre>
143
                            write_enable <= '1';</pre>
144
                            latched_result <= alu_result;</pre>
145
146
                            state <= 7;
147
                        when 7 \Rightarrow
148
                            write_enable <= '0';</pre>
149
150
                            state <= 0;
151
152
                        when others =>
153
                            state <= 0;
154
                   end case;
155
156
                   btn_prev <= BTN;</pre>
157
158
159
                   signed_val := CONV_INTEGER(SIGNED(latched_result));
160
                   if signed_val < 0 then
161
                        abs_val := -signed_val;
162
                        sign_disp <= Seven_disp_sign(true);</pre>
163
                   else
164
                        abs_val := signed_val;
165
                        sign_disp <= Seven_disp_sign(false);</pre>
166
                   end if;
167
168
                   dec2 <= CONV_STD_LOGIC_VECTOR((abs_val / 100) MOD 10, 4);</pre>
169
                   dec1 <= CONV_STD_LOGIC_VECTOR((abs_val / 10) MOD 10, 4);</pre>
170
                   dec0 <= CONV_STD_LOGIC_VECTOR(abs_val MOD 10, 4);</pre>
171
172
          end process;
173
174
175
          HEX3 <= sign_disp;</pre>
176
          HEX2 <= to_hex_disp(dec2);</pre>
         HEX1 <= to_hex_disp(dec1);</pre>
177
178
          HEX0 <= to_hex_disp(dec0);</pre>
179
180
          -- Flags
181
          LEDR(9 downto 2) <= flags;</pre>
          LEDR(1) <= '0';
182
183
          LEDR(0) <= write_enable;</pre>
184
185
     end Behavioral;
```




Figure 1: Table 1 input signals




Figure 2: Table 1 Hex display output waveforms




Figure 3: Table 1 LED output waveforms