CSE 331 HW 4 REPORT

EMRE SEZER 1901042640

Inner Modules of mini_mips:

mini_mips_instruction_memory: includes registers with instructions. These instructions are read from the file named "instruction_memory.mem". Returns the 16-bit instruction which program counter points.

instruction_parser: Parses the 16 bit instruction to it's properties (opcode, rs, rt, rd, func, imm).

control_unit: Produces control inputs (reg_des, alu_src, mem_to_reg, reg_write, mem_read, mem_write, branch, alu_op) for inner components of the mini MIPS processor.

alu_control: Takes alu_op and func inputs and returns alu_ctr output which tells ALU to execute which operation.

sign_extender: Takes imm which is produced at instruction_parser and produces it's 32 bit sign-extended version.

alu32: This module is simply modified version of alu32 from HW3. Executes operations depending on input alu ctr.

mini_mips_memory: Includes 2D registers named data_memory. These registers are loaded with data from file named "data_memory.mem". If mem_read input is 1, read_data is equal to memory content which address points at the data_memory. If mem_write is 1, memory content of the specific register's is set to write_data. This specific register is decided due to address. In the end, content of data memory is written to "data memory.mem".

mini_mips_registers: Includes 2D registers named registers. These registers are loaded with data from file named "registers.mem".Content of read_data_1 is set to value of read_address_1'th register. Content of read_data_2 is set to value of read_address_2'th register. Content of write_address'th register is set to value of write_data. Zero register is always set to 0. In the end, content of registers is written to "registers.mem".

program_counter_handler: It simply handles PC. If branch input which is produced at the control_unit and 0'th bit of alu_result is 1 returns sign_extended imm which is produced at the sign_extender. Else returns 1. This part is for computing PC correctly depending on branch. If there is no branch instruction we need to add 1 to the PC. But, if there is a branch instruction is executed we can't simply add 1 to the PC. We need to add the sign extended version of the imm field at the instruction to the PC.

mux16x1_32: 16x1 mux for 32 bit numbers.

equality_checker: Checks whether 2 32 bit numbers are equal to each other. If they are returns 1. Else, returns 0.

I used "registers.mem" file for storing register contents, "data_memory.mem" file for storingmemory contents and "instruction_memory.mem" file for storing instructions.

\$0 register is always equal to 0. It can't be changed. I calculated expressions for control inputs and coded on Verilog according to them

Inside alu_32 folder there are modules of the ALU. I updated the ALU from the HW3 and used it. Inside the testbenches folder, there are testbench modules.

Screenshots:

Instruction Memory:

```
# time =
       time =
      # time =
      # time =
      # time =
time =
      50, clock = 1, PC = 000000000000000000000000000000011 , instruction = 100101010101110
      60, clock = 0, PC = 0000000000000000000000000011 , instruction = 0000101100010000
# time =
      time =
time =
      time =
      time =
      time =
# time =
      140, clock = 0, PC = 000000000000000000000000001110 , instruction = 0100101010001100
time =
```

Instruction Parser:

```
# instruction = 1000000001001000, opcode = 1000, rs = 000, rt = 001, rd = 001, imm = 001000, func = 000
# instruction = 1001010101011110, opcode = 1001, rs = 010, rt = 101, rd = 001, imm = 001110, func = 110
# instruction = 0000110000111001, opcode = 0000, rs = 110, rt = 000, rd = 111, imm = 111001, func = 001
# instruction = 0101110111000011, opcode = 0101, rs = 110, rt = 111, rd = 000, imm = 000011, func = 011
# instruction = 0101101010111111, opcode = 0101, rs = 101, rt = 000, rd = 111, imm = 111111, func = 111
# instruction = 0000110111100010, opcode = 0000, rs = 110, rt = 111, rd = 100, imm = 100010, func = 010
# instruction = 000010011010111, opcode = 0000, rs = 100, rt = 011, rd = 010, imm = 010011, func = 011
# instruction = 0001001010101110, opcode = 0001, rs = 001, rt = 010, rd = 001, imm = 01110, func = 110
# instruction = 011000111010101, opcode = 0011, rs = 000, rt = 111, rd = 010, imm = 010101, func = 101
# instruction = 010000010101010100, opcode = 0100, rs = 000, rt = 111, rd = 011, imm = 011000, func = 000
```

Registers:

Before running "registers.mem" file: After running "registers.mem" file:

```
// $0
// $0
0000000000000000000000000000000011
                                     // $1
                                                   00000000000001010001011000010101
                                                                                        // $1
                                     // $2
0000000000000000000000000000000111
                                                   000000000000000000000000000000111
                                                                                        // $2
0000000000000000000000000000001111
                                     // $3
                                                                                        // $3
                                                   00000000000001010001011000010101
                                     // $4
00000000000000000000000000000011111
                                                   0000000000000000000000000000011111
                                                                                        // $4
                                     // $5
000000000000000000000000000111111
                                                                                        // $5
                                                   00000000000001010001011000010101
0000000000000000000000000001111111
                                     // $6
                                                                                        // $6
                                                   000000000000000000000000001111111
0000000000000000000000000011111111
                                     // $7
                                                   00000000000001010001011000010101
                                                                                        // $7
```

Sign Extender:

Control Unit:

```
opcode = 0000, reg_des = 1, alu_src = 0, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0000
# opcode = 0001, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0001
# opcode = 0010, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0010
# opcode = 0011, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0011
# opcode = 0100, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0100
# opcode = 0101, reg_des = 0, alu_src = 0, mem_to_reg = 0, reg_write = 0, mem_read = 0, mem_write = 0, branch = 1, alu_op = 0101
# opcode = 0110, reg_des = 0, alu_src = 0, mem_to_reg = 0, reg_write = 0, mem_read = 0, mem_write = 0, branch = 1, alu_op = 0110
# opcode = 0111, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0111
# opcode = 1000, reg_des = 0, alu_src = 1, mem_to_reg = 1, reg_write = 1, mem_read = 1, mem_write = 0, branch = 0, alu_op = 1000
# opcode = 1001, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 0, mem_read = 0, mem_write = 1, branch = 0, alu_op = 1001
# opcode = 1010, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 0, mem_read = 0, mem_write = 0, branch = 0, alu_op = 1010
# opcode = 1011, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 1011
# opcode = 1100, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 1100
# opcode = 1101, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 0, mem_read = 0, mem_write = 0, branch = 1, alu_op = 1101
# opcode = 1110, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 0, mem_read = 0, mem_write = 0, branch = 1, alu_op = 1110
 opcode = 1111, reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 1111
```

ALU Control:

```
# alu_op = 0000, func = 000, alu_ctr = 0000
# alu_op = 0000, func = 001, alu_ctr = 0001
# alu_op = 0000, func = 010, alu_ctr = 0010
# alu_op = 0000, func = 011, alu_ctr = 0011
# alu_op = 0000, func = 100, alu_ctr = 0100
# alu_op = 0000, func = 101, alu_ctr = 0101
# alu_op = 0001, func = 000, alu_ctr = 0000
# alu_op = 0010, func = 000, alu_ctr = 0001
# alu_op = 0011, func = 000, alu_ctr = 0101
# alu_op = 0101, func = 000, alu_ctr = 0101
# alu_op = 0101, func = 000, alu_ctr = 0110
# alu_op = 0111, func = 000, alu_ctr = 0111
# alu_op = 0111, func = 000, alu_ctr = 1010
# alu_op = 0111, func = 000, alu_ctr = 1001
# alu_op = 1000, func = 000, alu_ctr = 1001
```

Memory:

Before running "data_memory.mem" file:

After running "data_memory.mem" file:

MINI MIPS:

```
clock = 1, PC = 00000000000000000000000000000000, instruction = 100000001001000, opcode = 1000, rs = 000, rt = 001, rd = 001, imm = 001000, func = 000
clock = 1, PC = 0000000000000000000000000000001, instruction = 1000010011000010, opcode = 1000, rs = 010, rt = 011, rd = 000, imm = 000010, func = 010
clock = 0, PC = 0000000000000000000000000000011, instruction = 10010101010101110, opcode = 1001, rs = 010, rt = 101, rd = 001, imm = 001110, func = 110
clock = 0, PC = 000000000000000000000000000000011, instruction = 00001100011101, opcode = 0000, rs = 110, rt = 000, rd = 111, imm = 111001, func = 001
clock = 1, PC = 000000000000000000000000000000011, instruction = 00001100011101, opcode = 000, rs = 110, rt = 000, rd = 111, imm = 111001. func = 001
clock = 0, PC = 000000000000000000000000000000110, instruction = 0000110101001000, opcode = 0000, rs = 110, rt = 101, rd = 001, imm = 001000, func = 000
```

```
clock = 0. PC = 00000000000000000000000000000001011, instruction = 0000100011010011, opcode = 0000, rs = 100, rt = 011, rd = 010, imm = 010011, func = 011
clock = 1, PC = 00000000000000000000000000000001011, instruction = 0000100011010011, opcode = 0000, rs = 100, rt = 011, rd = 010, imm = 010011, func = 011
ALU: input1 = 00010101010100010001000100010001001, input 2 = 1110101011011000000000000010110, result = 00000000000110111111111111110100011
reg_des = 1, alu_src = 0, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0000, alu_ctr = 0100
MEMORY: address = 0000000000001101111011101101100001, read_data = 111111111111110000000000000000, write_data = 111010101101000000000000010110
REGISTERS: read_address1 = 001, read_data1 = 000101010101000000000000001001010, read_address2 = 010, read_data2 = 11101010110110000000000000011011, write_address = 101, write_ada = 0000000000000110111101110110100001
clock = 0, PC = 0000000000000000000000000000001010; instruction = 000000110001100, opcode = 0000, rs = 000, rt = 110, rd = 001, imm = 001100, func = 100
clock = 1, PC = 00000000000000000000000000010101, instruction = 000000110001100, opcode = 0000, rs = 000, rt = 110, rd = 001, imm = 001100, func = 100
```

```
clock = 1, PC = 00000000000000000000000000000110, instruction = 000000111011101, opcode = 0000, rs = 000, rt = 111, rd = 011, imm = 011101, func = 101
0, PC = 00000000000000000000000001011, instruction = 000010101010101, opcode = 0000, rs = 101, rt = 010, rd = 100, imm = 100101, func = 101
clock = 1, PC = 00000000000000000000000000001111, instruction = 0000101010100101, opcode = 0000, rs = 101, rt = 010, rd = 100, imm = 100101, func = 101
000000000000001001, instruction = 0001001010001110, opcode = 0001, rs = 001, rt = 010, rd = 001, imm = 001110, func = 110
clock = 1, PC = 0000000000000000000000000000001001, instruction = 0001001010001110, opcode = 0001, rs = 001, rt = 010, rd = 001, imm = 001110, func = 110
clock = 0, PC = 00000000000000000000000000001010, instruction = 001000000111111, opcode = 0010, rs = 000, rt = 001, rd = 111, imm = 111111, func = 111
clock = 1, PC = 00000000000000000000000000001011, instruction = 0010111100010101, opcode = 0010, rs = 111, rt = 100, rd = 010, imm = 010101, func = 101
clock = 0, PC = 00000000000000000000000000011100, instruction = 0011000111010101, opcode = 0011, rs = 000, rt = 111, rd = 010, imm = 010101, func = 101
clock = 0, PC = 00000000000000000000000000001110, instruction = 0100101010001100, opcode = 0100, rs = 101, rt = 010, rd = 001, imm = 001100, func = 100
```

```
clock = 0, PC = 0000000000000000000000000001111, instruction = 010000101011000, opcode = 0100, rs = 000, rt = 101, rd = 011, imm = 011000, func = 000
reg_des = 0, alu_src = 1, mem_to_reg = 0, reg_write = 1, mem_read = 0, mem_write = 0, branch = 0, alu_op = 0100, alu_ctr = 0100
MEMORY: address = 1111111111111111111111111100111, read_data = 11111111111111000000000000000, write_data = 0000000000001101111011101100001
clock = 1, PC = 0000000000000000000000000001111, instruction = 01000001011000, opcode = 0100, rs = 000, rt = 101, rd = 011, imm = 011000, func = 000
clock = 1, PC = 0000000000000000000000000000000, instruction = 0111000001011000, opcode = 0111, rs = 000, rt = 001, rd = 011, imm = 011000, func = 000
```

Instruction Memory File:

Instruction Test Order:

LW, SW, ADD, AND, BEQ, BNE, SUB, XOR, NOR, OR, ADDI, ANDI, ORI, NORI, SLTI (Each of them tested 2 times)

(Between branch instructions, there are NOP instructions)

I added "registers.mem", "instruction_memory.mem" and "data_memory.mem" files to the project. You can backup these files and test my homework. So, you can see the changes in the "registers.mem" and "data_memory.mem" files.