

# **BSH114**

N-channel enhancement mode field effect transistor

Rev. 01 — 09 November 2000 Product s

**Product specification** 

### **Description**

N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS™¹ technology.

Product availability:

BSH114 in SOT23.

#### 2. **Features**

- TrenchMOS<sup>™</sup> technology
- Low on-state resistance
- Very fast switching
- Surface mount package.

### **Applications**

- Relay driver
- DC to DC converter
- General purpose switch.

## **Pinning information**

Table 1: Pinning - SOT23, simplified outline and symbol

Pin	Description	Simplified outline Sy	ymbol
1	gate (g)		
2	source (s)		d
3	drain (d)	1 2 Top view	g

TrenchMOS is a trademark of Royal Philips Electronics.





#### N-channel enhancement mode field effect transistor

### 5. Quick reference data

Table 2: Quick reference data

Symbol	Parameter	Conditions	Тур	Max	Unit
$V_{DS}$	drain-source voltage (DC)	T <sub>j</sub> = 25 to 150 °C	-	100	V
I <sub>D</sub>	drain current (DC)	$T_{sp}$ = 25 °C; $V_{GS}$ = 10 V	-	0.85	Α
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C	-	0.83	W
Tj	junction temperature		-	150	°C
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 0.5 \text{ A}$	400	500	$m\Omega$


## 6. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage (DC)	T <sub>j</sub> = 25 to 150 °C	_	100	V
$V_{DGR}$	drain-gate voltage (DC)	$T_j$ = 25 to 150 °C; $R_{GS}$ = 20 $k\Omega$	_	100	V
$V_{GS}$	gate-source voltage (DC)		_	±20	V
$I_D$	drain current (DC)	$T_{sp}$ = 25 °C; $V_{GS}$ = 10 V; Figure 2 and 3	_	0.85	Α
		$T_{sp}$ = 100 °C; $V_{GS}$ = 10 V; Figure 2 and 3	_	0.5	Α
		$T_{amb} = 25  ^{\circ}C;  V_{GS} = 10  V$	-	0.5	Α
		T <sub>amb</sub> = 100 °C; V <sub>GS</sub> = 10 V	_	0.3	Α
$I_{DM}$	peak drain current	$T_{sp}$ = 25 °C; $t_p \le 10 \mu s$ ; Figure 3	-	3.4	Α
$P_{tot}$	total power dissipation	T <sub>sp</sub> = 25 °C; Figure 1	_	0.83	W
		T <sub>amb</sub> = 25 °C	-	0.36	W
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	operating junction temperature		<b>–</b> 55	+150	°C
Source-o	drain (reverse) diode				
Is	source (diode forward) current (DC)	T <sub>sp</sub> = 25 °C	_	0.85	Α
I <sub>SM</sub>	peak (diode forward) source current	$T_{sp} = 25  ^{\circ}C;  t_p \le 10  \mu s$		3.4	Α

#### N-channel enhancement mode field effect transistor



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$


Fig 1. Normalized total power dissipation as a function of solder point temperature.



$$V_{GS} \ge 10 \text{ V}$$

$$I_D = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature.



 $T_{sp}$  = 25 °C;  $I_{DM}$  is single pulse

Fig 3. Safe operating area; drain and peak currents as a function of drain source voltage.


#### N-channel enhancement mode field effect transistor

### 7. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Value	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	mounted on a metal clad substrate; Figure 4	150	K/W
$R_{th(j-amb)}$	thermal resistance from junction to ambient	mounted on a printed circuit board; minimum footprint	350	K/W

### 7.1 Transient thermal impedance



#### N-channel enhancement mode field effect transistor

### 8. Characteristics

**Table 5: Characteristics** 

 $T_i = 25 \,^{\circ}C$  unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \mu\text{A};  V_{GS} = 0  \text{V}$				
		T <sub>j</sub> = 25 °C	100	130	-	V
		T <sub>j</sub> = −55 °C	95	_	_	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; Figure 9				
		T <sub>j</sub> = 25 °C	2	3	4	V
		T <sub>j</sub> = 150 °C	1.2	_	_	V
		T <sub>j</sub> = −55 °C	_	_	6	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 100 V; V <sub>GS</sub> = 0 V				
		T <sub>j</sub> = 25 °C	-	1	25	μΑ
		T <sub>j</sub> = 150 °C	_	4	250	μΑ
I <sub>GSS</sub>	gate-source leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	_	10	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS}$ = 10 V; $I_D$ = 0.5 A; Figure 7 and 8				
		T <sub>j</sub> = 25 °C	-	400	500	$m\Omega$
		T <sub>j</sub> = 150 °C	_	_	1.15	Ω
Dynamic	characteristics					
g <sub>fs</sub>	forward transconductance	$V_{DS} = 20 \text{ V}; I_D = 0.5 \text{ A}; Figure 11$	0.5	1.2	_	S
$Q_{g(tot)}$	total gate charge	$I_D = 0.5 \text{ A}$ ; $V_{DD} = 80 \text{ V}$ ; $V_{GS} = 10 \text{ V}$ ; Figure 14	_	4.6	_	nC
$Q_{gs}$	gate-source charge		-	8.0	-	nC
$Q_{gd}$	gate-drain (Miller) charge		_	2.1	_	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DD} = 25 \text{ V}; f = 1 \text{ MHz}; Figure 12$	_	138	_	pF
Coss	output capacitance		_	21	_	pF
$C_{rss}$	reverse transfer capacitance		-	12	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DD}$ = 50 V; $R_{D}$ = 100 $\Omega$ ; $V_{GS}$ = 10 V; $R_{G}$ = 6 $\Omega$	_	6	_	ns
t <sub>r</sub>	rise time		_	13	_	ns
t <sub>d(off)</sub>	turn-off delay time		_	8	_	ns
t <sub>f</sub>	fall time		_	5	_	ns
Source-d	drain (reverse) diode					
$V_{SD}$	source-drain (diode forward) voltage	I <sub>S</sub> = 0.85 A; V <sub>GS</sub> = 0 V; Figure 13	_	0.84	1	V
t <sub>rr</sub>	reverse recovery time	$I_S = 0.5 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s};$	_	24	_	ns
Qr	recovered charge	covered charge $V_{GS} = 0 \text{ V}; V_{DS} = 30 \text{ V}$		37	_	nC

#### N-channel enhancement mode field effect transistor






Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




 $T_j = 25$  °C and 150 °C;  $V_{DS} > I_D \times R_{DSon}$ 

Fig 6. Transfer characteristic: drain current as a function of gate-source voltage; typical values.



T<sub>j</sub> = 25 °C


Fig 7. Drain-source on-state resistance as a function of drain current; typical values.



 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$ 


Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.

#### N-channel enhancement mode field effect transistor




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ 

Fig 9. Gate-source threshold voltage as a function of junction temperature.




 $T_j = 25 \, ^{\circ}C; \, V_{DS} = 5 \, V$ 

Fig 10. Sub-threshold drain current as a function of gate-source voltage.



 $T_{j}$  = 25 °C and 150 °C;  $V_{DS} > I_{D} \; x \; R_{DSon}$ 


Fig 11. Forward transconductance as a function of drain current; typical values.



 $V_{GS} = 0 V$ ; f = 1 MHz


Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.

#### N-channel enhancement mode field effect transistor



 $T_i = 25$  °C and 150 °C;  $V_{GS} = 0$  V

Fig 13. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.



 $I_D = 0.5 \text{ A}; V_{DD} = 20 \text{ V} \text{ and } 80 \text{ V}$ 

Fig 14. Gate-source voltage as a function of gate charge; typical values.

#### N-channel enhancement mode field effect transistor

### 9. Package outline

#### Plastic surface mounted package; 3 leads

SOT23




Fig 15. SOT23.

SOT23

97-02-28

99-09-13

7 🗇

TO-236AB

#### N-channel enhancement mode field effect transistor

## 10. Revision history

#### Table 6: Revision history

Rev	Date	CPCN	Description
01	20001109	-	Product specification; initial version

#### N-channel enhancement mode field effect transistor

#### 11. Data sheet status

Datasheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

#### 12. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 13. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### N-channel enhancement mode field effect transistor

## Philips Semiconductors - a worldwide company

Argentina: see South America

**Australia:** Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 **Austria:** Tel. +43 160 101, Fax. +43 160 101 1210 **Belarus:** Tel. +375 17 220 0733, Fax. +375 17 220 0773

**Belgium:** see The Netherlands **Brazil:** see South America

Bulgaria: Tel. +359 268 9211, Fax. +359 268 9102

Canada: Tel. +1 800 234 7381

China/Hong Kong: Tel. +852 2 319 7888, Fax. +852 2 319 7700

**Colombia:** see South America **Czech Republic:** see Austria

**Denmark:** Tel. +45 3 288 2636, Fax. +45 3 157 0044 **Finland:** Tel. +358 961 5800, Fax. +358 96 158 0920 **France:** Tel. +33 14 099 6161, Fax. +33 14 099 6427 **Germany:** Tel. +49 40 23 5360, Fax. +49 402 353 6300

Hungary: see Austria

India: Tel. +91 22 493 8541, Fax. +91 22 493 8722

Indonesia: see Singapore

Ireland: Tel. +353 17 64 0000, Fax. +353 17 64 0200 Israel: Tel. +972 36 45 0444, Fax. +972 36 49 1007 Italy: Tel. +39 039 203 6838, Fax +39 039 203 6800 Japan: Tel. +81 33 740 5130, Fax. +81 3 3740 5057 Korea: Tel. +82 27 09 1412, Fax. +82 27 09 1415 Malaysia: Tel. +60 37 50 5214, Fax. +60 37 57 4880

Mexico: Tel. +9-5 800 234 7381

Middle East: see Italy

For all other countries apply to: Philips Semiconductors,

Marketing Communications,

Building BE, P.O. Box 218, 5600 MD EINDHOVEN,

The Netherlands, Fax. +31 40 272 4825

Netherlands: Tel. +31 40 278 2785, Fax. +31 40 278 8399 New Zealand: Tel. +64 98 49 4160, Fax. +64 98 49 7811 Norway: Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Tel. +63 28 16 6380, Fax. +63 28 17 3474 Poland: Tel. +48 22 5710 000, Fax. +48 22 5710 001

**Portugal:** see Spain **Romania:** see Italy

**Russia:** Tel. +7 095 755 6918, Fax. +7 095 755 6919 **Singapore:** Tel. +65 350 2538, Fax. +65 251 6500

**Slovakia:** see Austria **Slovenia:** see Italy

**South Africa:** Tel. +27 11 471 5401, Fax. +27 11 471 5398 **South America:** Tel. +55 11 821 2333, Fax. +55 11 829 1849

**Spain:** Tel. +34 33 01 6312, Fax. +34 33 01 4107 **Sweden:** Tel. +46 86 32 2000, Fax. +46 86 32 2745 **Switzerland:** Tel. +41 14 88 2686, Fax. +41 14 81 7730 **Taiwan:** Tel. +886 22 134 2451, Fax. +886 22 134 2874 **Thailand:** Tel. +66 23 61 7910, Fax. +66 23 98 3447 **Turkey:** Tel. +90 216 522 1500, Fax. +90 216 522 1813 **Ukraine:** Tel. +380 44 264 2776, Fax. +380 44 268 0461

**United Kingdom:** Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: Tel. +1 800 234 7381 Uruguay: see South America Vietnam: see Singapore

Yugoslavia: Tel. +381 11 3341 299, Fax. +381 11 3342 553

Internet: http://www.semiconductors.philips.com

(SCA70)

#### N-channel enhancement mode field effect transistor

#### **Contents**

1	Description
2	Features
3	Applications
4	Pinning information
5	Quick reference data
6	Limiting values
7	Thermal characteristics
7.1	Transient thermal impedance
8	Characteristics
9	Package outline
10	Revision history
11	Data sheet status 1
12	Definitions 1
13	Disclaimers 11

© Philips Electronics N.V. 2000.

**Printed in The Netherlands** 

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 09 November 2000 Document order number: 9397 750 07708

