

Description

The IDT XL devices (XO and VCXO options) are ultra-precision crystal oscillators with 750 to 890fs typical phase jitter over 12kHz to 20MHz bandwidth. Available in a wide frequency range from 0.750MHz to 1350MHz, the XL series crystal oscillators utilize a family of proprietary ASICs, with a key focus on noise reduction technologies.

The 3rd order Delta Sigma Modulator reduces noise to the levels that are comparable to traditional Bulk Quartz and SAW oscillators. With short lead-time, low cost, low noise, wide frequency range, excellent ambient performance, the XL devices are an excellent choice over the conventional technologies. The XL (XO option) devices have stabilities as tight as ±20ppm and the XL (VCXO option) devices have ±50ppm APR. Either option provides extremely quick delivery for both standard and custom frequencies.

Features

- Output types: LVDS, LVPECL, LVCMOS
- Phase jitter (12kHz to 20MHz): 750fs to 890fs typical
- Supply voltage: 2.5V or 3.3V
- Package options:
 - 3.2 × 2.5 × 1.0 mm (not available for VCXO)
 - 5.0 × 3.2 × 1.2 mm
 - 7.0 × 5.0 × 1.3 mm
- Operating temperature: -20°C to +70°C
 - Frequency stability options: ±20, ±25, ±50, or ±100 ppm (XO only)
 - ±50ppm APR (VCXO only)
- Operating temperature: -40°C to +85°C
 - Frequency stability options: ±25, ±50, or ±100 ppm (XO only)
 - ±50ppm APR (VCXO only)
- Operating temperature: -40°C to +105°C (XO only)
 - Frequency stability options: ±50 or ±100 ppm
- kV of 85ppm/volt typical from 0.5VDC to VDD (VCXO only)
 - Better than ±10% linearity for Vc range

Pin Assignments (XO option)

NOTE: To minimize power supply line noise, a $0.01\mu\text{F}$ bypass capacitor should be placed between V_{DD} (Pin 6) and GND (Pin 3) on 6-pin devices, or V_{DD} (Pin 4) and GND (Pin 2) on 4-pin devices.




Table 1. XO 6-pin Package

Number	Name	Description
1	E/D NC	Enable/Disable ^{[a][b]} No connect
2	NC	No connect
	E/D	Enable/Disable ^{[a][b]}
3	GND	Connect to ground
4	OUT	Output
5	OUT2	Complementary output
6	V_{DD}	Supply voltage




Table 2. XO 4-pin Package

Number	Name	Description
1	E/D	Enable/Disable ^{[a][b]}
2	GND	Connect to ground
3	OUT	Output
4	V_{DD}	Supply voltage

[a] Pulled high internally.

[b] Low = output disabled.

See Ordering Information (XO) for more details.



Pin Assignments (VCXO option)

NOTE: To minimize power supply line noise, a 0.01µF bypass capacitor should be placed between V_{DD} (Pin 6) and GND (Pin 3).




Table 3. VCXO 6-pin Package

Number	Name	Description
1	Vc	Voltage control
2	E/D	Enable/Disable ^{[a][b]}
3	GND	Connect to ground
4	OUT	Output
5	OUT2	Complementary output (NC LVCMOS)
6	V_{DD}	Supply voltage

[[]a] Pulled high internally.

See Ordering Information (VCXO) for more details.

[[]b] Low = output disabled.



Contents

Description	1
Features	1
Pin Assignments (XO option)	1
Pin Assignments (VCXO option)	2
Absolute Maximum Ratings	4
ESD Compliance	4
Mechanical Testing	4
Solder Reflow Profile	4
DC Electrical Characteristics	5
AC Electrical Characteristics	8
Output Waveforms – LVDS	11
Output Waveforms – LVPECL	11
Output Waveforms – LVCMOS	12
Package Outline Drawings	13
Ordering Information (XO)	13
Ordering Information (VCXO)	14
Revision History	15



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the device. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Table 4. Absolute Maximum Ratings

Item			Rating				
V _{DD}	-0.5 to +5.0V						
E/D	-0.5V to V _{DD} + 0.5V	0.5V to V _{DD} + 0.5V					
OUT	-0.5V to V _{DD} + 0.5V						
Storage Temperature	-55°C to 125°C						
Maximum Junction Temperature	125°C						
Core Current	65mA maximum						
Theta J _A	JU6	75.9 °C/W	JS6	89.6 °C/W	JX6	94.7 °C/W	
Theta J _B	7.0 × 5.0 × 1.3 mm	48.6°C/W	5.0 × 3.2 × 1.2 mm	54.3 °C/W	3.2 × 2.5 × 1.0 mm	66.8 °C/W	

ESD Compliance

Table 5. ESD Compliance


Human Body Model (HBM	1000V
Machine Model (MM)	150V

Mechanical Testing

Table 6. Mechanical Testing

Parameter	Test Method
Mechanical Shock	Drop from 75cm to hardwood surface–3 times.
Mechanical Vibration	10–55Hz, 1.5mm amplitude, 1 minute sweep; 2 hours each in 3 directions (X, Y, Z).
High Temperature Burn-in	Under power at 125°C for 2000 hours.
Hermetic Seal	He pressure: 4 ±1kgf/cm ² 2 hour soak.

Solder Reflow Profile





DC Electrical Characteristics

Table 7. 3.3V IDD DC Electrical Characteristics

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Output Type	Conditions	Minimum	Typical	Maximum	Units	
		LVDS	LVDS —		_	100		
	Power Supply Current	LVPECL	_	_	_	120		
		ver Supply Current	0.75MHz to 20MHz.			32		
I _{DD}			20+MHz to 50MHz.	_	_	35	mA	
		LVCMOS	LVCMOS	50+MHz to 130MHz.	_	_	47	
			130+MHz to 200MHz.	_	_	55		
			200+MHz to 250MHz.	_	_	60		

Table 8. 2.5V IDD DC Electrical Characteristics

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Output Type	Conditions	Minimum	Typical	Maximum	Units
			0.75MHz to 20MHz.	_	_	26	
		LVDS	20+MHz to 220MHz.	_	_	34	
		LVDS	220+MHz to 630MHz.	_	_	44	
			630+MHz to 1000MHz.	_	_	65	
	Power Supply Current		0.75MHz to 20MHz.	_	_	33	mA
		LVPECL	20+MHz to 220MHz.	_	_	41	
ı			220+MHz to 630MHz.	_	_	63	
I _{DD}			630+MHz to 1000MHz.	_	_	72	
			0.75MHz to 20MHz.	_	_	22	
			20+MHz to 50MHz.	_	_	25	
		LVCMOS	50+MHz to 100MHz.	_	_	29	
		LVCIVIOS	100+MHz to 130MHz.	_	_	32	
			130+MHz to 160MHz.	_	_	35	
			160+MHz to 180MHz.	_	_	37	



Table 9. LVDS DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
\/	Differential Output Voltage	$V_{DD} = 3.3V \pm 5\%$.	_	_	0.6	
V _{OD}	Differential Output Voltage	V _{DD} = 2.5V ±5%.	_	_	0.4	
V _{OS} Output Off	Output Offset Voltage	V _{DD} = 3.3V ±5%.	_	_	1.3	
	Output Offset Voltage	V _{DD} = 2.5V ±5%.	_	_	1.25	V
V _{IH}	Enable/Disable Input High Voltage (Output enabled)	_	70% V _{DD}	_	_	-
V _{IL}	Enable/Disable Input Low Voltage (Output disabled)	_	_	_	30% V _{DD}	

Table 10. LVPECL DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage	V _{DD} = 3.3V ±5%.	2.055		2.405	
VOD	OD Differential Output Voltage	V _{DD} = 2.5V ±5%.	_	1.4	_	
V _{OS}	Output Offset Voltage	$V_{DD} = 3.3V \pm 5\%$.	1.305		1.65	
		V _{DD} = 2.5V ±5%.	_	0.68	_	V
V _{IH}	Enable/Disable Input High Voltage (Output enabled)	_	70% V _{DD}	_	_	
V _{IL}	Enable/Disable Input Low Voltage (Output disabled)	_	_	_	30% V _{DD}	



Table 11. LVCMOS DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions		Minimum	Typical	Maximum	Units
V _{OH}		V = 2.2V - F0/	0.75MHz to 150MHz.	90% V _{DD}	_	_	
	Output High Voltage	$V_{DD} = 3.3V \pm 5\%$.	150+MHz to 250MHz.	80% V _{DD}	_	_	
	Output High Voltage	\/ - 2.5\/ +5%	0.75MHz to 160MHz.	90% V _{DD}	_	_	
		$V_{DD} = 2.5V \pm 5\%$.	160+MHz to 180MHz.	80% V _{DD}	_	_	
	Output Low Voltage	V _{DD} = 3.3V ±5%.	0.75MHz to 150MHz.	_	_	10% V _{DD}	V
V			150+MHz to 250MHz.	_	_	20% V _{DD}	
V _{OL}		V _{DD} = 2.5V ±5%.	0.75MHz to 160MHz.	_	_	10% V _{DD}	
			160+MHz to 180MHz.	_	_	20% V _{DD}	
V _{IH}	Enable/Disable Input High Voltage (Output enabled)	_	_	70% V _{DD}	_	_	
V _{IL}	Enable/Disable Input Low Voltage (Output disabled)	_	_	_	_	30% V _{DD}	



AC Electrical Characteristics

Table 12. 3.3V AC Electrical Characteristics

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Te	est Condition	Minimum	Typical	Maximum	Units	
		LVDS.		0.75	_	1350		
F	Output Frequency Range	LVPECL.		0.75	_	1350	MHz	
		LVCMOS.		0.75	_	250		
		Temperature = -20°C to +70°C.		±20	_	±100	ppm	
	Frequency Stability	Temperature = -40)°C to +85°C.	±25	_	±100	ppm	
		Temperature = -40)°C to +105°C.	±50	_	±100	ppm	
	Aging (1st year)	T _A = 25°C.		_	_	±3	ppm	
	Aging (10 years)	T _A = 25°C.	_λ = 25°C.		_	±10	ppm	
		LVDS.	Differential.	_	100	_	0	
	Output Load	LVPECL.	V _{DD} - 2.0V.	_	50	_	Ω	
		LVCMOS.	To GND.	_	15	_	pF	
T _{ST}	Start-up Time	Output valid time a specified level.	Output valid time after V _{DD} meets minimum specified level.			10	ms	
		LVDS.	000/ 1 000/ 1/	_	_	400		
t_R	Output Rise Time	LVPECL.	20% to 80% Vpp.	_	_	400	ps	
		LVCMOS.	10% to 90% V _{DD.}	_	_	3	ns	
		LVDS.	000/ 1- 000/ \/	_	_	400		
t_F	Output Fall Time	LVPECL.	80% to 20% Vpp.	_	_	400	ps	
		LVCMOS.	90% to 10% V _{DD.}	_	_	3	ns	
		LVDS.		45	_	55		
0	Outrot Olask Duty Outla	LVPECL.		45	_	55	0/	
O_{DC}	Output Clock Duty Cycle	LVOMOC	F _{OUT} ≤ 62.5MHz.	45	_	55	- %	
		LVCMOS.	F _{OUT} ≤ 62.5MHz.	40	_	60		
T _{OE}	Output Enable/ Disable Time		_	_	_	100	ns	
		LVDS.		_	3	_		
J_{PER}	Period Jitter, RMS	LVPECL.		_	5.8	_	ps	
		LVCMOS.	F _{OUT} = 125MHz.	_	5	_		
		LVDS.	<u>'</u>	_	1.3	_		
R_J	Random Jitter	LVPECL.		_	1.29	_	ps	
		LVCMOS.	F _{OUT} = 125MHz.	_	0.6	_		
		LVDS.		_	5.8	_		
D_J	Deterministic Jitter	LVPECL.		_	9.3	_	ps	
		LVCMOS.	F _{OUT} = 125MHz.	_	10	_		



Table 12. 3.3V AC Electrical Characteristics (Cont.)

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Test Co	Minimum	Typical	Maximum	Units	
T _J		LVDS.	LVDS.			_	
	Total Jitter	LVPECL.		_	27.7	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	19	_	ı
	Phase Jitter (12kHz-20MHz)	LVDS.		_	890	_	
f _{JITTER}		LVPECL.		_	860	_	fs
		LVCMOS.	F _{OUT} = 125MHz.	_	750	_	

Table 13. 2.5V AC Electrical Characteristics

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	To	est Condition	Minimum	Typical	Maximum	Units
		LVDS.		0.75	_	1000	
F	Output Frequency Range	LVPECL.	0.75	_	1000	MHz	
		LVCMOS.		0.75	_	180	
		Temperature = -20	0°C to +70°C.	±20	_	±100	ppm
	Frequency Stability	Temperature = -40	0°C to +85°C.	±25	_	±100	ppm
		Temperature = -40	0°C to +105°C.	±50	_	±100	ppm
	Aging (1st year)	T _A = 25°C.		_	_	±3	ppm
	Aging (10 years)	T _A = 25°C.		_	_	±10	ppm
		LVDS.	Differential.	_	100	_	Ω
	Output Load	LVPECL.	V _{DD} - 2.0V.	_	50	_	12
		LVCMOS.	To GND.	_	15	_	pF
T _{ST}	Start-up Time	Output valid time a specified level.	after V _{DD} meets minimum	_	_	10	ms
		LVDS.	200/ to 200/ Vpp	_	_	400	20
t_R	Output Rise Time	LVPECL.	20% to 80% Vpp.	_	_	400	ps
		LVCMOS.	10% to 90% V _{DD.}	_	_	3.5	ns
		LVDS.	80% to 20% Vpp.	_	_	400	no
t_{F}	Output Fall Time	LVPECL.	ου% το 20% γρρ.	_	_	400	ps
		LVCMOS.	90% to 10% V _{DD.}	_	_	3	ns
	Output Clock Duty Cycle	LVDS.		45	_	55	
O_DC		LVPECL.		45	_	55	%
		LVCMOS.		45	_	55	
T _{OE}	Output Enable/ Disable Time		_	_	_	100	ns



Table 13. 2.5V AC Electrical Characteristics (Cont.)

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Tes	t Condition	Minimum	Typical	Maximum	Units
		LVDS.		_	4	_	
J _{PER}	Period Jitter, RMS	LVPECL.		_	5.12	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	3.3	_	
		LVDS.		_	1.4	_	
R_{J}	Random Jitter	LVPECL.	LVPECL.		1.36	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	1.3	_	
	Deterministic Jitter	LVDS.		_	9.2	_	
D_J		LVPECL.		_	10	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	6.7	_	
		LVDS.		_	29.2	_	
T _J	Total Jitter	LVPECL.		_	29.3	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	25.6	_	
	Phase Jitter (12kHz-20MHz)	LVDS.		_	1040	_	
f _{JITTER}		LVPECL.		_	1200	_	fs
		LVCMOS.	F _{OUT} = 125MHz.	_	850	_	


Notes for all AC Electrical Characteristics tables:

 $^{^{\}rm 1}$ All jitter values provided at 156.25MHz, unless noted otherwise.




Output Waveforms - LVDS

Output Levels/Rise Time/Fall Time Measurements




Oscillator Symmetry

Ideally, Symmetry should be 50/50 for ½ period –Other expressions are 45/55 or 55/45




Output Waveforms - LVPECL

Rise Time/Fall Time Measurements




Oscillator Symmetry






Output Waveforms - LVCMOS

Rise Time / Fall Time Measurements








Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the links below. The package information is the most current data available.

www.idt.com/document/psc/js6-package-outline-50-x-32-mm-body-11-mm-thick www.idt.com/document/psc/jx6-package-outline-32-x-25-mm-body-09-mm-thick www.idt.com/document/psc/ju6-package-outline-70-x-50-mm-body-13-mm-thick www.idt.com/document/psc/js4-package-outline-50-x-32-mm-body-11-mm-thick www.idt.com/document/psc/ju4-package-outline-70-x-50-mm-body-13-mm-thick www.idt.com/document/psc/jx4-package-outline-32-x-25-mm-body-09-mm-thick


Ordering Information (XO)



^{** ±100}ppm and ±50ppm for K(-40°C to+105°C) only.



Ordering Information (VCXO)





Revision History

Revision Date	Description of Change
September 7, 2018	Updated frequency stability options value from ±20ppm to ±25ppm for -40°C to +85°C XO only.
June 25, 2018	Updated Package Outline Drawings section.
May 4, 2018	 Added XO and VCXO options. Updated description and Features sections. Updated Package Outline Drawings section. Added VCXO Ordering Information decoder diagram.
January 12, 2018	Initial release.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200


Fax: 408-284-2775 www.IDT.com/go/sales


Tech Support www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.






00 PEV 01 03 03

REVISIONS
DESCRIPTION
INITIAL RELEASE
ADDED LID IN TOP VIEW
UPDATED LID TOLERANCES
UPDATE PACKAGE DRAWING

04/2/12 07/12/12 12/03/12 8/8/14

J.HUA PP

APPROVED



NOTES:

1. ALL DIMENSIONS IN MM.

			CHECKED	DRAWN RAC 04/2/12	APPROVALS	XXXX	××+	DECIMAL	UNLESS SPECIFIED
				04/2/12	DATE		+	ANGULAR	SIFIED
DO NO	С	SIZE			TITLE	W	4	M	
DO NOT SCALE DRAWING	PSC-4411	DRAWING No.	1.1 mm Thick	5.0 x 3.2 mm BODY	TITLE JS6 PACKAGE OUTLINE	www.IDT.com			
				¥	Ē	AX: (408	HONE: (4	àan Jose,	6024 Silve
SHEET						FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
SHEET 1 OF 2	03	REV				74	6116	00	Valley Rd
			_						_

ļ			. 27—	
<u> </u>			A	<u> </u>
				2.54
				<u> </u>
				I
	—	1 2 -	—	
		O		

3 2 2 8 E

ADDED LID IN TOP VIEW
UPDATED LID TOLERANCES
UPDATE PACKAGE DRAWING

04/2/12 07/12/12 12/03/12 8/8/14

L KS KS PA

REVISIONS
DESCRIPTION
INITIAL RELEASE

DATE


APPROVED


RECOMMENDED LAND PATTERN

- ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 TOP DOWN VIEW. AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC—7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.


			CHECKED	DRAWN RAC 04/2/12	APPROVALS	XXXX±	XXX +	MAL	UNLESS SPECIFIED
					DATE		+	ANGULAR	SIFIED
DO NO	С	3ZIS			TITLE	×	4	M	
DO NOT SCALE DRAWING	PSC-4411	5.0 x 3.2 mm BODY 1.1 mm Thick		TITLE JS6 PACKAGE OUTLINE	www.IDT.com				
ş				×	M	FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
SHEET 2 OF 2						92-8674	727-61	95138	reek Val
OF 2	0.5	RE∨					16		lley Rd
N									

	REVISIONS									
REV	DESCRIPTION	DATE CREATED	AUTHOR							
00	INITIAL RELEASE	8/11/14	J.HUA							
01	ADD PITCH	11/17/16	J.HUA							
	REFER TO DCP FOR OFFICIAL RELEASE DATE									






SIDE VIEW



END VIEW




BOTTOM VIEW

NOTES:

1. ALL DIMENSIONS IN MM.

TOLERANCES UNLESS SPE DECIMAL XX± XXX± XXXX±	CIFIED	W	San Jose	ver Creek Vo , CA 95138 408) 727-6 8) 492-8674	116	
		TITLE	TITLE JX6 PACKAGE OUTLINE 3.2 x 2.5 mm BODY 0.9 mm Thick			
		SIZE	DRAWING No. PSC-4412		REV 01	
		DO NO	DO NOT SCALE DRAWING SHEET			

REV	DESCRIPTION	DATE CREATED	AUTHOR
00	INITIAL RELEASE	8/11/14	J.HUA
01	ADD PITCH	11/17/16	J.HUA
	REFER TO DCP FOR OFFICIAL	RELEASE DATE	





RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. COMPONENT OUTLINE SHOWS FOR REFERENCE IN GREEN.
- 4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
- 5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

IFIED ANGULAR ±	W	San Jo	se,	er Creek V CA 95138 108) 727-6 () 492-867	116	
	TITLE	JX6 PACKAGE OUTLINE 3.2 x 2.5 mm BODY 0.9 mm Thick				
	SIZE	DRAWING No. PSC-4412			REV 01	
	DO NO	O NOT SCALE DRAWING SHEET 2				






9 8 R

REVISIONS
DESCRIPTION
INITIAL RELEASE
UPDATE PACKAGE DRWING

10/5/12 8/12/14

J.HUA 8



NOTES:

1. ALL DIMENSIONS IN MM.

			_	_		l	V= = 1
			CHECKED	DRAWN XL	APPROVALS	XXXX±	TOLERANCES UNLESS SPECIFIED DECIMAL ANGU
				10/03/12	DATE		CIFIED ANGULAR
DO NO	С	SIZE			ᆵ	\$	
DO NOT SCALE DRAWING	PSC=4430	DRAWING No.	1.3 mm Thick	7.0 x 5.0 mm BODY	JU6 PACKAGE OUTLINE	WWW.IDT.com FAX: (408)	Tal 6024 Silve San Jose, PHONE: (4
SHEET 1 OF 2						FAX: (408) 492-8674	6024 Silver Creek Valley Rd San Jose, CA 95138 PHONE: (408) 727-6116
OF 2	01	REV				•	illey Rd


	<u> </u>	
2.0	<u> </u>	

9 8 RFV

REVISIONS
DESCRIPTION
INITIAL RELEASE
UPDATE PACKAGE DRWING

APPROVED KS J.HUA


5.08




RECOMMENDED LAND PATTERN

- 1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 2. TOP DOWN VIEW. AS VIEWED ON PCB.
 3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

		CHECKED	DRAWN XL	APPROVALS	UNLESS SPECIFIED DECIMAL ANGU XX± ± XXXX± XXXXX±
			10/03/12	DATE	CIFIED ANGULAR ±
DO N	SIZE			III.E	§ (1)
DO NOT SCALE DRAWING	PSC-4430	1.3 mm Thick	7.0 x 5.0 mm BODY	JU6 PACKAGE OUTLINE	Tix 6024 Silver Creek Valley Rd San Jose, CA 95138 PHONE: (408) 727–6116 WWW.IDT.COM FAX: (408) 492–8974
SHEET					r Creek 1 CA 9513 CB) 727- 08) 727- 0492-86
SHEET 2 OF 2	REV 01				Valley Rd 8 6116 74






1 2.54 →

9 9 PEV

REVISIONS
DESCRIPTION
INITIAL RELEASE
UPDATED LID TOLERANCES
UPDATE PACKAGE DRAWING

DATE AFT...
08/21/12 K. Stahn
12/03/12 K. Stahn
7/8/14 J.HUA






NOTES: 1. ALL DIMENSIONS IN MM.

			CHECKED	DRAWN XL	APPROVALS	XXXX±	<u> </u>	Ā	TOLERANCES UNLESS SPECIFIED
				07/16/12	DATE		+	ANGULAR	ğ
DO NO	C	SIZE			IIIE	W	Á	M	
DO NOT SCALE DRAWING	PSC-4429	DRAWING No.	1.1 mm Thick	5.0 x 3.2 mm BODY	TITLE JS4 PACKAGE OUTLINE	www.IDT.com FAX: (408	PHONE: (4	San Jose,	6024 Silw
SHEET 1 OF 2						FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
OF 2	02	REV					ď		ey Rd


ន	으	00	REV	
UPDATE PACKAGE DRAWING	UPDATED LID TOLERANCES	INITIAL RELEASE	DESCRIPTION	REVISIONS
8/8/14	12/03/12	08/21/12	DATE	
A.H.L	K. Stahn	K. Stahn	APPROVED	




RECOMMENDED LAND PATTERN

- ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 TOP DOWN VIEW. AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

			CHECKED	DRAWN XL	APPROVALS	XXXX±	XX	DECIMAL	UNLESS SPECIFIED
				07/16/12	DATE		+	ANGULAR	¥FIED
DO NO	C	3ZIS			ᆲ	×	A		
DO NOT SCALE DRAWING	_	ORAMING No.	1.1 m	5.0 x	ππle JS4 PACKAGE OUTLINE	www.IDT.com	V		
DRAWIN	PSC-4429	G No.	1.1 mm Thick	5.0 x 3.2 mm BODY	ACKAGE	T.com			7
ត	ي ا	5	^	э В	9	-	_		į
				₹	崙	-AX: (40	HONE: (San Jose	5024 Silv
SHEET 2 OF 2						FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
2 OF 2	02	REV				*	116		alley Rd






01	00	RE	
	0	<	
UPDATE PACKAGE DRWING	INITIAL RELEASE	DESCRIPTION	REVISIONS
8/11/14	10/09/12	DATE	
J.HUA	KS	APPROVED	


RECOMMENDED LAND PATTERN

- DIMENSION ARE IN mm. ANGLES IN DEGREES. DOWN VIEW. AS VIEWED ON PCB.

- FOR SURFACE MOUNT DESIGN AND LAND PATTERN. TOP DOWN VIEW. AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT

l										
				CHECKED	DRAWN $\mathcal{K}_{\mathcal{S}}$	APPROVALS	XXXX±	XXH	MAL	UNLESS SPECIFIED
					10/05/12	DATE		H	ANGULAR	MFIED
	DO NC	С	SIZE			ΞE	ş	4	W	
	DO NOT SCALE DRAWING	PSC-4431	DRAWING No.	1.3 mm Thick	7.0 x 5.0 mm BODY	TITLE JU4 PACKAGE OUTLINE	www IDT com	•		
	SHEET 2 OF 2				DY	NE NE	FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
l	7 2						8674	7-61	138	γ <u>΄</u>
l	유	0	REV					6		ley R
L	2		_							ď





91 OO REV


DESCRIPTION
INITIAL RELEASE
ADD OPTION 1 & 2

DATE 8/8/14 4/2/15

J.HUA J.HUA REVISIONS








-0.35

 0.9 ± 0.1




NOTES:

SIDE VIEW

1. ALL DIMENSIONS IN MM.

			CHECKED	DRAWN RAC 8/8/14	APPROVALS	XXXX±	XXXH	MAL	UNLESS SPECIFIED	100000000000000000000000000000000000000
				8/8/14	DATE		#	ANGULAR)FIED	
DO NO	С	SIZE			Ī	ş	4	M		1
DO NOT SCALE DRAWING	PSC-4489	DRAWING No.	0.9 mm Thick	3.2×2.5 mm BODY	TITLE JX4 PACKAGE OUTLINE	www.IDT.com F	•			,
				₹	M	AX: (408	HONE: (an Jose,	024 Silv	
SHEET 1 OF 2						FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd	
OF 2	01	REV					16		lley Rd	



RECOMMENDED LAND PATTERN

- ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 TOP DOWN VIEW AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOWN FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC—7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

TOLERANCES SPECIFIED UNLESS SPECIFIED UN											
ANGULAR WWW.IDT.com FAX: (408) B/8/14 JA: A PACKAGE OUTLINE 3.2 x 2.5 mm B00Y 0.9 mm Thick C PSC-4489 DO NOT SCALE DRAWING				CHECKED	DRAWN RAC	APPROVALS	XXXX#	XXH		UNLESS SPEC	TOLERANCES
TM 6024 Silve Son Jose, PHONE: (40 FAX: (408) OUTLINE BODY					8/8/14			+	ANGULAR	YFIED	
TM 6024 Silve Son Jose, PHONE: (40 FAX: (408) OUTLINE BODY	DO NC	С	JZIS			TITLE	8	4	W		b
1 Silve Jose, VE: (40 (408)	T SCALE DRAWING	PSU-4489	DRAWING No.	0.9 mm Thick	3.2 x 2.5 mm BC	JX4 PACKAGE OUT					
r Creek Volley Rd CA 95138 CA 95138 0 492–8674 REV CHEET 2 OF 2					Ř	E	FAX: (408)	PHONE: (4	San Jose,	6024 Silve	
Volley Rd 8 8 6116 74 74 74 0 1	SHEET) 492-86	08) 727-	CA 9513	er Creek	
REV Rd	2 0		70				74	6116	œ	\alle	
	F 2	2	٧¥							Rd	