IcepiZero_AD9280_AD9708_2x12_Pmod -- HS-AD/DA V2.0 AD9280 ADC + AD9708 DAC, plus a Pmod

J1 is a 2x20 socket on the BOTTOM of the board; it mates the
Icepi Zero's 40-pin header. J2 is a pin header, pins up on the TOP for the
converter module. Both are 2.54 mm. GND1 and GND2 are plated
holes on the ground pour, one in each margin, for a wire to the
module's own GND / AGND / DGND holes -- its header grounds are
too few to be a return path for sixteen switching signals.


Module label / gateware name -> Icepi header pin / GPIO /
ECP5 ball. The two names differ where the module's silkscreen
does not use this project's; the .lpf uses the second one, so
that one Verilog source builds for every board in the family.


AD0	ad0	pin 7	GPIO4	R1
AD1	ad1	pin 11	GPIO17	R3
AD2	ad2	pin 12	GPIO18	N4
AD3	ad3	pin 13	GPIO27	P3
AD4	ad4	pin 15	GPIO22	P2
AD5	ad5	pin 16	GPIO23	M2
AD6	ad6	pin 18	GPIO24	L1
AD7	ad7	pin 19	GPIO10	L2
ACLK	aclk	pin 21	GPIO9	J1
DCLK	dclk	pin 23	GPIO11	G2
DA7	da7	pin 24	GPIO8	H2
DA6	da6	pin 26	GPIO7	G1
DA5	da5	pin 29	GPIO5	E1
DA4	da4	pin 31	GPIO6	F3
DA3	da3	pin 32	GPIO12	J3
DA2	da2	pin 33	GPIO13	E3
DA1	da1	pin 35	GPIO19	E4
DA0	da0	pin 37	GPIO26	D4


J3 is a 2x6 right-angle Pmod socket on the right-hand edge (Pmod pin k = pad 2k-1,
pin k+6 = pad 2k; IO1-4 on pins 1-4, IO5-8 on pins 7-10, ground 5 and 11, +3.3 V 6 and 12
from header pin 1). Its lines run on In2. Header pins 3 and 5 are spare.


PMOD1	pad 1	pin 10	GPIO15	N1
PMOD2	pad 3	pin 27	GPIO0	G3
PMOD3	pad 5	pin 36	GPIO16	H3
PMOD4	pad 7	pin 40	GPIO21	F2
PMOD5	pad 2	pin 8	GPIO14	P1
PMOD6	pad 4	pin 22	GPIO25	J2
PMOD7	pad 6	pin 28	GPIO1	K3
PMOD8	pad 8	pin 38	GPIO20	F1

Pins marked ? on the module carry no silkscreen label.
They are left unconnected on purpose -- see README.md.









Sheet: /
File: IcepiZero_AD9280_AD9708_2x12_Pmod.kicad_sch

Title:

Size: A3	Date:	**Rev:**
KiCad E.D.A. 10.0.7		Id: 1/1