



```
IcepiZero_AD9280_AD9708_2x12 -- HS-AD/DA V2.0 AD9280 ADC + AD9708 DAC
```

J1 is a 2x20 socket on the BOTTOM of the board; it mates the Icpzi Zero's 40-pin header. J2 is a pin header, pins up on the TOP for the converter module. Both are 2.54 mm. GND1 and GND2 are plated holes on the ground pour, one in each margin, for a wire to the module's own GND / AGND / DGND holes -- its header grounds are too few to be a return path for sixteen switching signals.

Module label / gateway name -> Icepi header pin / GPIO / ECP5 ball. The two names differ where the module's silkscreen does not use this project's; the .lpf uses the second one, so that one Verilog source builds for every board in the family.

AD0	ad0	pin 7	GP104	R3
AD1	ad1	pin 11	GP1017	R1
AD2	ad2	pin 12	GP1018	N4
AD3	ad3	pin 13	GP1027	P3
AD4	ad4	pin 15	GP1022	P2
AD5	ad5	pin 16	GP1023	M2
AD6	ad6	pin 18	GP1024	L1
AD7	ad7	pin 19	GP1010	L2
ACLK	ackl	pin 21	GP109	J1
DCLK	dcik	pin 23	GP1011	G2
DA7	da7	pin 24	GP108	H2
DA6	da6	pin 26	GP107	G1
DA5	da5	pin 29	GP105	E3
DA4	da4	pin 31	GP106	F1
DA3	da3	pin 32	GP1012	J3
DA2	da2	pin 33	GP1013	E3
DA1	da1	pin 35	GP1019	E4
DA0	da0	pin 37	GP1026	F4

Pins marked ? on the module carry no silkscreen label.
They are left unconnected on purpose -- see README.md.



HS-AD/DA V2.0 AD9280 ADC + AD9708 DAC

