Bit 2 LSEBYP: LSE oscillator bypass

Set and cleared by software to bypass oscillator in debug mode. This bit can be written only when the external 32 kHz oscillator is disabled.

0: LSE oscillator not bypassed

1: LSE oscillator bypassed

Bit 1 LSERDY: LSE oscillator ready

Set and cleared by hardware to indicate when the external 32 kHz oscillator is stable. After the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles.

0: LSE oscillator not ready

1: LSE oscillator ready

Bit 0 LSEON: LSE oscillator enable

Set and cleared by software.

0: LSE oscillator OFF

1: LSE oscillator ON

9.4.10 Control/status register (RCC_CSR)

Address: 0x24

156/1141

Reset value: 0x0C00 0000, reset by system Reset, except reset flags by power Reset only.

Access: 0 ≤ wait state ≤ 3, word, half-word and byte access

Wait states are inserted in case of successive accesses to this register.

31	30	. 29	28	. 21	20	. 25		23		21		19	18	. 17	16
LPWR RSTF	WWDG RSTF	IW WDG RSTF	SFT RSTF	POR RSTF	PIN RSTF	OB LRSTF	RMVF	V18PW RRSTF	Res	Res	Res	Res	Res	Res	Res
r	r	r	r	r	r	r	r	r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	LSI RDY	LSION
														r	rw

Bit 31 LPWRSTF: Low-power reset flag

Set by hardware when a Low-power management reset occurs.

Cleared by writing to the RMVF bit.

0: No Low-power management reset occurred

1: Low-power management reset occurred

For further information on low-power management reset, refer to Reset.

Bit 30 WWDGRSTF: Window watchdog reset flag

Set by hardware when a window watchdog reset occurs.

Cleared by writing to the RMVF bit.

0: No window watchdog reset occurred

1: Window watchdog reset occurred

DocID022558 Rev 8

Bit 29 IWDGRSTF: Independent window watchdog reset flag

Set by hardware when an independent watchdog reset from V_{DD} domain occurs. Cleared by writing to the RMVF bit.

- 0: No watchdog reset occurred
- 1: Watchdog reset occurred

Bit 28 SFTRSTF: Software reset flag

Set by hardware when a software reset occurs. Cleared by writing to the RMVF bit.

- 0: No software reset occurred
- 1: Software reset occurred

Bit 27 PORRSTF: POR/PDR flag

Set by hardware when a POR/PDR occurs. Cleared by writing to the RMVF bit.

- 0: No POR/PDR occurred
- 1: POR/PDR occurred

Bit 26 PINRSTF: PIN reset flag

Set by hardware when a reset from the NRST pin occurs. Cleared by writing to the RMVF bit.

- 0: No reset from NRST pin occurred
- 1: Reset from NRST pin occurred

Bit 25 **OBLRSTF**: Option byte loader reset flag

Set by hardware when a reset from the OBL occurs. Cleared by writing to the RMVF bit.

- 0: No reset from OBL occurred
- 1: Reset from OBL occurred

Bit 24 **RMVF**: Remove reset flag

Set by software to clear the reset flags.

- 0: No effect
- 1: Clear the reset flags

Bit 23 V18PWRRSTF: Reset flag of the 1.8 V domain.

Set by hardware when a POR/PDR of the 1.8 V domain occurred. Cleared by writing to the RMVF bit.

- 0: No POR/PDR reset of the 1.8 V domain occurred
- 1: POR/PDR reset of the 1.8 V domain occurred
- *Note:* On the STM32F3x8 products, this flag is reserved.
- Bits 22:2 Reserved, must be kept at reset value.

Bit 1 LSIRDY: LSI oscillator ready

Set and cleared by hardware to indicate when the LSI oscillator is stable. After the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles.

- 0: LSI oscillator not ready
- 1: LSI oscillator ready

Bit 0 LSION: LSI oscillator enable

Set and cleared by software.

- 0: LSI oscillator OFF
- 1: LSI oscillator ON

