**Design Rules Verification Repor**Filename : C:\Users\Maxime\OneDrive - Université Laval\Github\design3\Électronique\Thermistors Board\Thermistors Board V2.PcbD С

Warnings 0 Rule Violations 0

| Total  |   |
|--------|---|
| l Oldi | 0 |

| Rule Violations   |
|---|
| Clearance Constraint (Gap=0.2mm) (OnLayer('Bottom Layer')),(All   |
| Clearance Constraint (Gap=0.2mm) (OnLayer(Top Layer')),(All   |
| Clearance Constraint (Gap=0.2mm) (All),(All)  |
| Short-Circuit Constraint (Allowed=No) (All),(All)   |
| Un-Routed Net Constraint ( (All) )  |
| Modified Polygon (Allow modified: No), (Allow shelved: No)  |
| Width Constraint (Min=0.09mm) (Max=2.54mm) (Preferred=0.2mm) (All                                       |
| Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm |
| Minimum Annular Ring (Minimum=0.2mm) (All)  |
| Hole Size Constraint (Min=0.2mm) (Max=6.3mm) (AII)  |
| Hole To Hole Clearance (Gap=0.254mm) (All),(All)  |
| Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)  |
| Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All  |
| Silk to Silk (Clearance=0.1mm) (AII),(AII)  |
| Net Antennae (Tolerance=0mm) (All)  |
| Board Clearance Constraint (Gap=0mm) (All)  |
| Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All   |
| Total   |

mardi 21 mars 2023 5:04:29 PN Page 1 of 1