## **Design Rules Verification Report**

Filename : C:\Users\Maxime\OneDrive - Université Laval\Github\design3\Électronique\Laser Power Meter\4 Layers Motherboard.PcbD c

Warnings 0 Rule Violations 0

warnings	
Total	0
Dula Vialationa	
Rule Violations	
Clearance Constraint (Gap=0.2mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All), (All)	0
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.2mm) (Max=0.5mm) (Preferred=0.3mm) (All	0
D DI O IDI/DIIGO IVE I 0500 \/O I I MINI 0 054 \/M O 054	

Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm Minimum Annular Ring (Minimum=0.13mm) (All,

Hole Size Constraint (Min=0.15mm) (Max=6.3mm) (All)

Hole To Hole Clearance (Gap=0.5mm) (All), (All)

Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)

Silk To Solder Mask (Clearance=0.05mm) (IsPad),(All

Silk to Silk (Clearance=0.15mm) (All),(All)

Net Antennae (Tolerance=0mm) (All)

Board Clearance Constraint (Gap=0mm) (All)

Board Clearance Constraint (Gap=0mm) (Disabled)(InNet('DGND')

Length Constraint (Min=0mm) (Max=2540mm) (All

Matched Lengths(Tolerance=25.4mm) (InDifferentialPair('D')

Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (Alf

Total

mardi 21 mars 2023 4:36:03 PN Page 1 of 1