# UDP/IP Integration HDL Testbench Instructions

Team Gamma

April 16, 2017

## **Dependencies**

- 1. Xilinx Vivado v2016.4
- 2. File comparison tool (diff, cmp, fc, WinDiff, etc.)
- $3. integration_tester.xpr.zip$

For the duration of this document, let the path integration\_tester/integration\_tester.sim equal SIM.

## **Test Inputs**

Filename	Description	Test
SIM/rx/behav/rx_integration_test.txt	Simple tests for functionality	24
SIM/rx/behav/rx_integration_test.out.chk.txt	Expected output for the above test inputs	24
SIM/rx/behav/rx_throughput_test.txt	Larger packets (near 1500 bytes) to demonstrate throughput	24, 26
SIM/rx/behav/rx_throughput_test.out.chk.txt	Expected output for the above test inputs	24, 26
SIM/rx/synth/timing/rx_integration_test.txt	Simple tests for functionality	24
SIM/rx/synth/timing/rx_integration_test.out.chk.txt	Expected output for the above test inputs	24
SIM/rx/synth/timing/rx_throughput_test.txt	Larger packets (near 1500 bytes) to demonstrate throughput	24, 26
SIM/rx/synth/timing/rx_throughput_test.out.chk.txt	Expected output for the above test inputs	24, 26
SIM/tx/behav/tx_integration_test.txt	Simple tests for functionality	25
SIM/tx/behav/tx_integration_test.out.chk.txt	Expected output for the above test inputs	25
SIM/tx/behav/tx_throughput_test.txt	Larger packets (near 1500 bytes) to demonstrate throughput	25, 27
SIM/tx/behav/tx_throughput_test.out.chk.txt	Expected output for the above test inputs	25, 27
SIM/tx/synth/timing/tx_integration_test.txt	Simple tests for functionality	25
SIM/tx/synth/timing/tx_integration_test.out.chk.txt	Expected output for the above test inputs	25
SIM/tx/synth/timing/tx_throughput_test.txt	Larger packets (near 1500 bytes) to demonstrate throughput	25, 27
SIM/tx/synth/timing/tx_throughput_test.out.chk.txt	Expected output for the above test inputs	25, 27

Note that Vivado will copy the input files and check files to the simulation directory so that the diff commands in the procedure will work.

## **Test Outputs**

Filename	Description	Test
SIM/rx/behav/rx_integration_test.out.txt	Behavioral simulation output data in hex, in ascending order	24
SIM/rx/behav/rx_throughput_test.out.txt	Behavioral simulation output data in hex, in ascending order	24, 26
SIM/rx/synth/timing/rx_integration_test.out.txt	Post-synthesis timing simulation output data in hex, in ascending order	24
SIM/rx/synth/timing/rx_throughput_test.out.txt	Post-synthesis timing simulation output data in hex, in ascending order	24, 26
SIM/tx/behav/tx_integration_test.out.txt	Behavioral simulation output data in hex, in ascending order	25
${\tt SIM/tx/behav/tx\_throughput\_test.out.txt}$	Behavioral simulation output data in hex, in ascending order	25, 27
SIM/tx/synth/timing/tx_integration_test.out.txt	Post-synthesis timing simulation output data in hex, in ascending order	25
SIM/tx/synth/timing/tx_throughput_test.out.txt	Post-synthesis timing simulation output data in hex, in ascending order	25, 27

#### **Procedure**

- Extract integration\_tester.xpr.zip.
- 2. Open integration\_tester/integration\_tester.xpr in Vivado.
- 3. Receiver integration tests
  - (a) In the Sources pane, right-click Simulation Sources > rx and select Make Active, if it is not grayed out.
  - (b) Under Simulation in the Flow Navigator, click Run Simulation > Run Behavioral Simulation.
  - (c) Run the file comparison tool on the outputs against the known good outputs, ignoring whitespace changes, for example:
    - cd SIM/rx/behav
    - diff -w rx\_integration\_test.out.chk.txt rx\_integration\_test.out.txt
      diff -w rx\_throughput\_test.out.chk.txt rx\_throughput\_test.out.txt
      There should be no differences, aside from whitespace.
  - (d) Under Simulation in the Flow Navigator, click Run Simulation > Run Post-Synthesis Timing Simulation. There may be a warning about a blackbox, but it does not affect the simulation.
  - (e) Run the file comparison tool again, ignoring whitespace changes, for example: cd SIM/rx/synth/timing diff -w rx\_integration\_test.out.chk.txt rx\_integration\_test.out.txt diff -w rx\_throughput\_test.out.chk.txt rx\_throughput\_test.out.txt There should be no differences, aside from whitespace.

- 4. Transmitter integration tests
  - (a) In the Sources pane, right-click Simulation Sources > tx and select Make Active.
  - (b) Under Simulation in the Flow Navigator, click Run Simulation > Run Behavioral Simulation.
  - (c) Run the file comparison tool on the outputs against the known good outputs, ignoring whitespace changes, for example:

cd SIM/tx/behav

diff -w tx\_integration\_test.out.chk.txt tx\_integration\_test.out.txt
diff -w tx\_throughput\_test.out.chk.txt tx\_throughput\_test.out.txt
There should be no differences, aside from whitespace.

- (d) Under Simulation in the Flow Navigator, click Run Simulation > Run Post-Synthesis Timing Simulation.
- (e) Run the file comparison tool again, ignoring whitespace changes, for example: cd SIM/tx/synth/timing diff -w tx\_integration\_test.out.chk.txt tx\_integration\_test.out.txt diff -w tx\_throughput\_test.out.chk.txt tx\_throughput\_test.out.txt

There should be no differences, aside from whitespace.

### **Notes**

• Large blocks of zeroes in the test input data are to create delays between input data. This is a workaround for a lack of pushback in certain modules.

#### A External Software Links

- Xilinx Vivado Design Suite
- Cygwin (can provide tools like diff and cmp)