


D

C

B

A



EIC7700X SOC I2C MAP

Port	Pin name	SOC IO Voltage	Slave Device	Slave IO Vlotage	Slave Addr	COMMENTS
I2C11	I2C11_SCL/GPIO104	1.8V	PMIC0 MP8785	1.8V	001_0010	Slave mount on SOM board
	I2C11_SDA/GPIO106		Power Monitor(PAC1934)	1.8V	001_0000	I2C11 PIN alson mapped on edge finger

NOTE: All other I2C not mentioned here are mapped on edge finger

GPIO USED ON SOM

GPIO NUMBER	FUNCTION IN DESIGN	DIRECTION	ACTIVE
GPIO18	GPIO used as HOST_WAK_WLAN	Ouput	Low
GPIO19	GPIO used as HOST_WAK_BT	Ouput	LOW
GPIO20	GPIO used as WLAN_WAK_HOST	Input	Low
GPIO21	GPIO used as BT_WAK_HOST	Input	Low
GPIO106	GPHY0 Resetn	Output	Low
GPIO111	GPHY1 Resetn	Output	Low

NOTE: All other GPIO not mentioned here are mapped on edge finger

D

C

B

A

5

4

3

2


1

D

C

B

A



D

C

B

A

D

C

B

A


5


4

3

2


1

















Close to Package Under Package





Close to Package Under Package






Close to Package

Under Package














Strap Bit	Description	Pin	Default	Comments
CHIP MODE MODE SET3 MODE SET2 MODE SET1 MODE SET0	0xxxx : function mode 10000 : test0 10001 : test1 10010 : test2 10011 : test3 . 11111 : test15	G11: CHIP_MODE G14: MODE_SET3 G13: MODE_SET2 G12: MODE_SET1 F14: MODE_SET0	0xxxx	
POR SELECT	0 : Bypass Internal POR 1 : Internal POR	AN3: POR_SEL	0	
POR WAIT TIME[1] POR WAIT TIME[0]	00 : 2560us 01 : 20480us 10 : 81920us 11 : 327680us	AL3: GPIO34 AN2: GPIO29	10	
BOOT SELECT 3 BOOT SELECT 2 BOOT SELECT 1 BOOT SELECT 0	if OTP security bit = 1 bits : boot_cpu : first boot : second boot xx00 : SCPU : ROM : UART xx01 : SCPU : ROM : eMMC xx10 : SCPU : ROM : SPT NOR xx11 : SCPU : ROM : USB  if OTP security bit = 0 bits : boot_cpu : first boot : second boot 0000 : SCPU : ROM : UART 0001 : SCPU : ROM : eMMC 0010 : SCPU : ROM : SPT NOR 0011 : SCPU : ROM : USB  1x00 : U84 : SPT NOR : UART 1x01 : U84 : SPT NOR : eMMC 1x10 : U84 : SPT NOR : SPT NOR 1x11 : U84 : SPT NOR : USB	F12: BOOT_SELECT 3 F11: BOOT_SELECT 2 E11: BOOT_SELECT 1 D11: BOOT_SELECT 0	xx01	
S_MODE	1 : Single Die mode 0 : Dual Die mode	G15: S_MODE	1	This design is only for single die mode
LPDDR_REF_CLK	0 : Backup clock 1 : Main clock	AK2:GPIO95	1	This design is main clock only





Description		
EIC7700X POWER-1		
Rev	3.0	
Project Name		
HiFive Premier P550		
Date		
Tuesday, July 30, 2024		

5

4

3

2

1

D

D

C



C

B

B

A

A



D

C

B






A

D

C

B

A









D

C

B

A





S_MODE	Output Voltage
High	0.9V(default)
Low	0.8V

ESWIN

Description

POWER REGULATOR-1

Size

C

Project Name

HiFive Premier P550

Rev

3.0

Date

Wednesday, August 21, 2024

Sheet

23

of

28








D

C

B

A

**ESWIN**

Description

**POWER REGULATOR-3**

Size C

Project Name

HiFive Premier P550


Rev

3.0

Date: Tuesday, July 30, 2024

Sheet 25 of 28





Description			ESWIN	
MECHANICAL				
Size	Project Name	Rev		
C	HiFive Premier P550	3.0		
Date:	Tuesday, July 30, 2024	Sheet	27	of 28

5

4

3

2

1

D

C

B

A

Revision History

Version	Issue Date	Author	Description
1.0	2024/03/08	Zhangwenqiu	Initial Release
2.0	2024/05/22	Zhangwenqiu	2.0 version release Fix issues
3.0	2024/07/30	Zhangwenqiu	1. Remove reserved DCDC U5 and related devices 2. Add C856,C857,C858,C860,C861,C862 ,PB30 for better power supply performance 3. Add R640 620K, R643 0R, for CPU 0.9V