



Identity laws	
$A + 0 = 0 + A = A$	$A \cdot 1 = 1 \cdot A = A$
Inverse/complement laws	
$A + A' = 1$	$A \cdot A' = 0$
Commutative laws	
$A + B = B + A$	$A \cdot B = B \cdot A$
Associative laws	
$A + (B + C) = (A + B) + C$	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$
Distributive laws	
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$
Idempotency	
$X + X = X$	$X \cdot X = X$
One element / Zero element	
$X + 1 = 1$	$X \cdot 0 = 0$
Involution	
$(X')' = X$	
Absorption	
$X + X \cdot Y = X$	$X \cdot (X + Y) = X$
Absorption (variant)	
$X + X' \cdot Y = X + Y$	$X \cdot (X' + Y) = X \cdot Y$
DeMorgans' (can be generalised to more than 2 variables)	
$(X + Y)' = X' \cdot Y'$	$(X \cdot Y)' = X' + Y'$
Consensus	
$X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$	$(X + Y) \cdot (X' + Z) \cdot (Y + Z) = (X + Y) \cdot (X + Z)$

sum of minterms of F = product of maxterms of F
sum of minterms of F' = negation of product of maxterms of F
product of maxterms of F' = negation of sum of minterms of F


Self-Sufficient NAND (SOP)




Self-Sufficient NOR (POS)




HALF ADDER




FULL ADDER




4 bit parallel adder




16 bit parallel adder



COMPARATOR




MSI



DECODERS

Convert binary information from n input lines to (a maximum of) 2^n output lines

Example: If codes 00, 01, 10, 11 are used to identify four light bulbs, we may use a 2-bit decoder.




This is a 2x4 decoder which selects an output line based on the 2-bit code supplied.

Truth table:


X	Y	F ₀	F ₁	F ₂	F ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Example: Full adder
 $S(x, y, z) = \sum m(1, 2, 4, 7)$
 $C(x, y, z) = \sum m(3, 5, 6, 7)$



2. DECODERS: IMPLEMENTING FUNCTIONS (2/2)

$f(Q, X, P) = \sum m(0, 1, 4, 6, 7) = \prod M(2, 3, 5)$



ENCODERS


Encoding is the converse of decoding.

Given a set of input lines, of which exactly one is high and the rest are low, the encoder provides a code that corresponds to that high input line.

Contains 2^n (or fewer) input lines and n output lines.

Implemented with OR gates.


Example:



DEMULTIPLEXER

Given an input line and a set of selection lines, a demultiplexer directs data from the input to one selected output line.

Example: 1-to-4 demultiplexer.




MULTIPLEXER

A multiplexer is a device that has

- A number of input lines
- A number of selection lines
- One output line


It steers one of 2^n inputs to a single output line, using n selection lines. Also known as a **data selector**.



Truth table for a 4-to-1 multiplexer:

I_0	I_1	I_2	I_3	S_1	S_0	Y
d_0	d_1	d_2	d_3	0	0	d_0
d_0	d_1	d_2	d_3	0	1	d_1
d_0	d_1	d_2	d_3	1	0	d_2
d_0	d_1	d_2	d_3	1	1	d_3


S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



5. CONSTRUCTING LARGER MULTIPLEXERS (1/4)

Larger multiplexers can be constructed from smaller ones.

An 8-to-1 multiplexer can be constructed from smaller multiplexers like this (note placement of selector lines).



5. MULTIPLEXERS: IMPLEMENTING FUNCTIONS (2/3)

$F(A, B, C) = \sum m(1, 3, 5, 6)$


This method works because:

Output = $I_0 \cdot m_0 + I_1 \cdot m_1 + I_2 \cdot m_2 + I_3 \cdot m_3 + I_4 \cdot m_4 + I_5 \cdot m_5 + I_6 \cdot m_6 + I_7 \cdot m_7$

Supplying '1' to I_1, I_3, I_5, I_6 , and '0' to the rest:

Output = $m_1 + m_3 + m_5 + m_6$

$F(A, B, C) = \sum m(0, 1, 3, 6) = A'B'C' + A'B'C + A'B'C' + A'B'C'$



MISCELLANEOUS

Big-endian:	Little-endian:
Most significant byte stored in lowest address.	Least significant byte stored in lowest address.
Example: IBM 360/370, Motorola 68000, MIPS (Silicon Graphics), SPARC.	Example: Intel 80x86, DEC VAX, DEC Alpha.
Example: 0xDE AD BE EF Stored as:	Example: 0xDE AD BE EF Stored as:
0 DE	0 EF
1 AD	1 BE
2 BE	2 AD
3 EF	3 DE


Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$a1, \$a2, \$a3	\$a1 = \$a2 + \$a3	Three operands; data in registers
	subtract	sub \$a1, \$a2, \$a3	\$a1 = \$a2 - \$a3	Three operands; data in registers
	add immediate	addi \$a1, \$a2, 100	\$a1 = \$a2 + 100	Used to add constants
Data transfer	load word	lw \$a1, 100(\$a2)	\$a1 = Memory[\$a2 + 100]	Word from memory to register
	store word	sw \$a1, 100(\$a2)	Memory[\$a2 + 100] = \$a1	Word from register to memory
	load byte	lb \$a1, 100(\$a2)	\$a1 = Memory[\$a2 + 100]	Byte from memory to register
Conditional branch	store byte	sb \$a1, 100(\$a2)	Memory[\$a2 + 100] = \$a1	Byte from register to memory
	load upper immediate	lui \$a1, 100	\$a1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits
	branch on equal	beq \$a1, \$a2, 25	If (\$a1 == \$a2) go to PC + 4 + 100	Equal test; PC-relative branch
Conditional branch	branch on not equal	bne \$a1, \$a2, 25	If (\$a1 != \$a2) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$a1, \$a2, \$a3	If (\$a2 < \$a3) \$a1 = 1; else \$a1 = 0	Compare less than; for beq, bne
	set less than immediate	slti \$a1, \$a2, 100	If (\$a2 < 100) \$a1 = 1; else \$a1 = 0	Compare less than constant
Conditional jump	jump	j 2500	go to 10000	Jump to target address
	jump register	jr \$ra	go to \$ra	For sw, lch, procedure return
	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

SR LATCH

Characteristic table for active-high input S-R latch:

S	R	Q	Q'
0	0	NC	NC
1	0	1	0
0	1	0	1
1	1	0	0

$$Q(t+1) = S + R'Q$$
$$S'R = 0$$



GATED D LATCH

Characteristic table: When EN=1, Q(t+1) = D


EN	D	Q(t+1)
1	0	Reset
1	1	Set
0	X	Q(t)

SR FLIP FLOP

Characteristic table of positive edge-triggered S-R flip-flop:

S	R	CLK	Q(t+1)	Comments
0	0	X	Q(t)	No change
0	1	↑	0	Reset
1	0	↑	1	Set
1	1	↑	?	Invalid

X = irrelevant ("don't care")
↑ = clock transition LOW to HIGH



A positive edge-triggered D flip-flop formed with an S-R flip-flop.

JK FLIP FLOP

Characteristic table:

J	K	CLK	Q(t+1)	Comments
0	0	↑	Q(t)	No change
0	1	↑	0	Reset
1	0	↑	1	Set
1	1	↑	Q'(t)	Toggle

$$Q(t+1) = ?$$

T FLIP FLOP

Characteristic table:

T	CLK	Q(t+1)	Comments
0	↑	Q(t)	No change
1	↑	Q'(t)	Toggle

STATE EQNS

State equations:

$$A^+ = A'x + Bx$$

$$B^+ = A'x$$

STATE TABLE

m flip-flops and n inputs → 2^{m+n} rows.

State equations:

$$A^+ = A'x + Bx$$

$$B^+ = A'x$$

FULL TABLE VS COMPACT

Present State	Input	Next State	Output
A B	x	A' B' y	
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

EXCITATION TABLE

Excitation tables: given the required transition from present state to next state, determine the flip-flop input(s)

Q	Q'	J	K
0	0	X	X
0	1	1	X
1	0	X	1
1	1	X	X

JK Flip-flop

SR Flip-flop

Q	Q'	D
0	0	0
0	1	1
1	0	0
1	1	1

D Flip-flop


T Flip-flop

Questions:

How many flip-flops are needed? 4 states = 2 bits = 2 flip-flops
How many input variable are = 1 input var

6.4 DESIGN: EXAMPLE #1 (4/5)

From state table, get flip-flop input functions.



Circuit → State eqn → State table → State Diagram | → Charac table | ← Excita table

PIPELINE

- IF: Instruction Fetch
- ID: Instruction Decode and Register Read
- EX: Execute an operation or calculate an address
- MEM: Access an operand in data memory
- WB: Write back the result into a register

At the beginning of a cycle	At the end of a cycle
IF/ID register supplies:	ID/EX receives:
Register numbers for reading two registers	Data values read from register file
16-bit offset to be sign-extended to 32-bit	32-bit immediate value
	PC + 4


At the beginning of a cycle	At the end of a cycle
ID/EX register supplies:	EX/MEM receives:
Data values read from register file	(PC + 4) + (Immediate x 4)
32-bit immediate value	ALU result
PC + 4	isZero? signal
	Data Read 2 from register file

At the beginning of a cycle	At the end of a cycle
EX/MEM register supplies:	MEM/WB receives:
(PC + 4) + (Immediate x 4)	ALU result
ALU result	Memory read data
isZero? signal	
Data Read 2 from register file	

At the beginning of a cycle	At the end of a cycle
MEM/WB register supplies:	
ALU result	Result is written back to register file (if applicable)
Memory read data	There is a bug here.....

	RegDat	ALUSrc	MemTo Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp
R-type	1	0	0	1	0	0	0	1 0
lw	0	1	1	1	1	0	0	0 0
sw	X	1	X	0	0	1	0	0 0
beq	X	0	X	0	0	0	1	0 1

	EX Stage				MEM Stage			WB Stage	
	RegDst	ALUSrc	ALUOp		Mem Read	Mem Write	Branch	MemTo Reg	Reg Write
			op1	op0					
R-type	1	0	1	0	0	0	0	0	1
lw	0	1	0	0	1	0	0	1	1
sw	X	1	0	0	0	1	0	X	0
beq	X	0	0	1	0	0	1	X	0



SINGLE CYCLE

Cycle Time

- Choose the longest total time = 8ns

To execute 100 instructions:

$$100 \times 8ns = 800ns$$

MULTI CYCLE

Cycle Time:

- $CT_{pipeline} = \max(T_k) + T_d$
- $\max(T_k)$ = longest time among the N stages
- T_d = Overhead for pipelining, e.g. pipeline register

Cycles needed for I instructions:

- I + N - 1 N = number of stage
- N - 1 is the cycles wasted in filling up the pipeline

Total Time needed for I instructions:

$$Time_{pipeline} = Cycle \times CT_{pipeline}$$
$$= (I + N - 1) \times (\max(T_k) + T_d)$$

Cycle Time

- assume pipeline register delay of 0.5ns
- longest stage time + overhead = 2 + 0.5 = 2.5ns

To execute 100 instructions:

$$(100 + 5 - 1) \times 2.5ns = 260ns$$

Move branch decision calculation to earlier pipeline stage

- Early Branch Resolution

Guess the outcome before it is produced

- Branch Prediction

Do something useful while waiting for the outcome

- Delayed Branching

CACHE

SRAM

- 6 transistors per memory cell
- Low density
- Fast access latency of 0.5 - 5 ns
- More costly
- Uses flip-flops

Temporal locality

- If an item is referenced, it will tend to be referenced again soon

DRAM

- 1 transistor per memory cell
- High density
- Slow access latency of 50-70ns
- Less costly
- Used in main memory

Spatial locality

- If an item is referenced, nearby items will tend to be referenced soon

HIT

Hit: Data is in cache (e.g., X)

- Hit rate: Fraction of memory accesses that hit

Hit time: Time to access cache

Miss: Data is not in cache (e.g., Y)

- Miss rate = 1 - Hit rate

- Miss penalty: Time to replace cache block + hit time

Average Access Time

$$= Hit\ rate \times Hit\ Time + (1 - Hit\ rate) \times Miss\ penalty$$



Cache Block size = 2^N bytes

Number of cache blocks = 2^M

Offset = N bits index = which line in cache block

Index = M bits offset = which position in 1 line of cache block

$$Tag = 32 - (N + M)\ bits$$

WRITE POLICY


Solution 1: Write-through cache

- Write data both to cache and to main memory

Solution 2: Write-back cache

- Only write to cache
- Write to main memory only when cache block is replaced (evicted)

8. WRITE-THROUGH CACHE



Problem:

- Write to memory is slow.

Solution:

- Put a write buffer between cache and main memory
- Processor: writes data to cache + write buffer
- Memory controller: write contents of the buffer to memory

8 WRITE-BACK CACHE

Problem:

- Quite wasteful if we write back every evicted cache blocks
- Solution:
 - Add an additional bit (Dirty bit) to each cache block
 - Write operation will change dirty bit to 1
 - Only cache block is updated, no write to memory
 - When a cache block is replaced:
 - Only write back to memory if dirty bit is 1

CACHE MISS

Write Miss option 1: Write allocate

- Load the complete block into cache
- Change only the required word in cache
- Write to main memory depends on write policy

Write Miss option 2: Write around

- Do not load the block to cache


Write directly to main memory only

Memory address (in decimal)	Hit (H) or Miss (M)	For reference
4	D4	M
92	0x5C	M

Index	Tag value	Word 0	Word 1
0			
1	0	M[4] M[5] write both	M[6]

CONTROL SIGNAL

ALUControl	AluInvert	Binvert	Operation	Function
0	0	0	00	AND
0	0	0	01	OR
0	0	1	10	add
0	1	1	11	subtract
1	1	0	00	slt
1	1	0	01	NOR



Instruction Type	ALUOp
lw / sw	00
beq	01
R-type	10

$$-6.5_{10} = -110.1_2 = -(1.101_2 \times 2^6)$$

Exponent = 2 + 127 = 129 = 1000001₂ 2 becomes raise to exponent 2, 127 becomes excess-127 system

mantissa is just the after the dot, copy parts, and add 0 behind until 32 digits

sign exponent (excess-127) mantissa