



sum of minterms of F = product of maxterms of Fsum of minterms of F' = negation of product of maxterms of F product of maxterms of F' = negation of sum of minterms of F


Self-Sufficient NAND (SOP)



Self-Sufficient NOR (POS)




HALF ADDER




FULL ADDER

- $C = X \cdot Y + X \cdot Z + Y \cdot Z$
 - $= X \cdot Y + (X + Y) \cdot Z$
 - $= X \cdot Y + ((X \oplus Y) + X \cdot Y) \cdot Z$
 - $= X \cdot Y + (X \oplus Y) \cdot Z + X \cdot Y \cdot Z$
 - $= X \cdot Y + (X \oplus Y) \cdot Z$
- $= X' \cdot Y' \cdot Z + X' \cdot Y \cdot Z' + X \cdot Y' \cdot Z' + X \cdot Y \cdot Z$
 - $= X' \cdot (Y' \cdot Z + Y \cdot Z') + X \cdot (Y' \cdot Z' + Y \cdot Z)$
- $= X' \cdot (Y \oplus Z) + X \cdot (Y \oplus Z)'$
- $= X \oplus (Y \oplus Z)$




4 bit parallel adder




16 bit parallel adder



COMPARATOR



MSI




DECODERS


Convert binary information from n input lines to (a maximum of) 2n output lines

Example: If codes 00, 01, 10, 11 are used to identify four light bulbs, we may use a 2-bit decoder.




- This is a 2×4 decoder which selects an output line
- based on the 2-bit code supplied.






2. DECODERS: IMPLEMENTING FUNCTIONS REVISIT (2/2) $f(Q,X,P) = \Sigma m(0,1,4,6,7) = \prod M(2,3,5)$



ENCODERS


- Encoding is the converse of decoding.
- Given a set of input lines, of which exactly one is high and the rest are low, the encoder provides a code that corresponds to that high input line.
- Contains 2^n (or fewer) input lines and n output lines.
- Implemented with OR gates.
- Example:

0 0




DEMULTIPLEXER

- Given an input line and a set of selection lines, a demultiplexer directs data from the input to one selected output line.
- Example: 1-to-4 demultiplexer.




MULTIPLEXER

- A multiplexer is a device that has
- A number of input lines
- A number of selection lines
- One output line It steers one of 2^{n} inputs to a single output line, using nselection lines. Also known as a data selector.




5. CONSTRUCTING LARGER MULTIPLEXERS (1/4)


- Larger multiplexers can be constructed from smaller
- An 8-to-1 multiplexer can be constructed from smaller



5. MULTIPLEXERS: IMPLEMENTING FUNCTIONS (2/3)

 $F(A.B.C) = \Sigma m(1.3.5.6)$







MISCELLANEOUS

Dig Charani	Least significant byte stored in lowest address. Example: Intel 80x86, DEC VAX, DEC Alpha					
Most significant byte stored in lowest address. Example: BM 360/370, Motorola 68000, MIPS (Silicon Graphics), SPARC.						
Example: 0xDE AD BE EF Stored as: 0 DE 1 AD 2 BE 3 EF	Example: 0xDE AD BE EF Stored as: 0 EF 1 BE 2 AD 3 DE					

Category	Instruction	Example	Meaning	Comments
	add	add \$s1, \$s2, \$s3	\$s1 - \$s2 + \$s3	Three operands; data in registers
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
	load w ord	lw Ssl, 100(Ss2)	Ss1 = Memory(Ss2 + 100	Word from memory to register
	store w ord	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 - Memory(\$s2 + 100	Byte from memory to register
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits
	branch on equal	beq \$s1, \$s2, 25	if (\$s1 \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
onditional	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC+4+100	Not equal test; PC-relative
anch	set on less than	slt \$s1, \$s2, \$s3	if (Ss2 < Ss3) Ss1 = 1; else Ss1 = 0	Compare less than; for beq, bne
	set less than immediate	slti \$s1, \$s2, 100	if (Sm2 < 100) Sm1 = 1; else Sm1 = 0	Compare less than constant
	jumo	1 2500	go to 10000	Jump to target address
ncondi-	jump register	ir Sra	go to Sra	For switch, procedure return
nal jump	jump and link	ial 2500	Sra = PC + 4; go to 10000	For procedure call

X 1

X

Circuit -> State eqn -> State table -> State Diagram | -> Charac table | <- Excita table **SR LATCH** Characteristic table for active-high **PIPELINE** input S-R latch: Active High (NOR) IF: Instruction Fetch S R Q Q' $Q(t+1) = S + R' \cdot Q$ 0 NC NC $S \cdot R = 0$ remained in present sta Latch SET. 1 0 1 0 MEM: Access an operand in data memory Latch RESET WB: Write back the result into a register 1 0 At the beginning of a cycle IF/ID register supplies: 0 0 0 1 1 0 1 1 Register numbers for reading two registers

GATED D LATCH Characteristic table: When EN=1, Q(t+1) = D

EN	D	Q(t+1)	
1	0	0	Reset
1	1	1	Set
0	x	Q(t)	No change

SR FLIP FLOP

Characteristic table of positive edge-triggered S-R flip-



-00 A positive edge-triggered D = clock transition LOW to HIGH flip-flop formed with an S-R

flip-flop.

			JK F	LIP F	LC	C	P	$Q(t+1) = J \cdot Q' + K' \cdot Q$	
Ch	ara	cteri	stic tal	ole:	Q	J	K	Q(t+1)	_
J	K	CLK	Q(t+1)	Comments	0	0	0	0	
0	0	1	Q(t)	No change	0	0	1	0	

0	0	1	Q(t)	No change	0	0	1	0
0	1	1	0	Reset	0	1	0	1
1	0	1	1	Set	0	1	1	1
1	1	1	Q(t)	Toggle	1	0	0	1
	36.4		333.6	7.31.5	1	0	1	0
			Q(t+1)	_?	1	1	0	1
			2(1.1)		1	1	1	0

$O' + T' \cdot O$

Jh	aract	eristic	table:	Q	T	Q(t+1) _		_
T	CLK	Q(t+1)	Comments	0	0	0	_ T_	J	- Q
0	1	Q(t)	No change	0	1	1	CLK -	C	100
1	1	Q(t)	Toggle	1	0	1		\sqcup_{κ}	⊸ o
				1	1	0			
					15 - 10 10				

STATE EQNS

State equations: $A^+ = A \cdot x + B \cdot x$ $B^+ = A' \cdot x$

STATE TABLE


Output function:


m flip-flops and n inputs $\rightarrow 2^{m+n}$ rows.

-	= A·x = A'·x	+ B·x		y	=(A+B)					
	sent ate	Input		ext	Output	FULL T	ABLE	VS C	:OMI	PAC
A	В	x	A+	B*	y	Present	Next	State		tput
0	0	0	0	0	0	State	x=0	x=1	x=0	x=1
0	0	1	0	1	ō	AB	A*B*	A*B*	V	У
0	1	0	0	0	1	00	00	01	0	0
0	1	1	1	1	0			-	U	
1	0	0	0	0	1	01	00	11	1	0
1	0	1	1	0	0	10	00	10	1	0
1	1	0	0	0	1	11	00	10	1	0
1	1	1	1	0	0			15.00		


EXCITATION TABLE

Excitation tables: given the required transition from present state to next state, determine the flip-flop input(s) Q Q J K Q Q S R





6.4 DESIGN: EXAMPLE #1 (4/5)



- ID: Instruction Decode and Register Read
- EX: Execute an operation or calculate an address
- At the end of a cycle
- Data values read from register file 32-bit immediate value
- 16-bit offset to be signextended to 32-bit
- ❖ PC + 4 At the end of a cycle EX/MEM receives: At the beginning of a cycle ID/EX register supplies:
- Data values read from register file
- 32-bit immediate value Data Read 2 from register file PC + 4
 - At the beginning of a cycle EX/MEM register supplies: (PC + 4) + (Immediate x 4)
 - At the end of a cycle ALU result ALU result Memory read data isZero? signal

(PC + 4) + (Immediate x 4)


ALU result

isZero? signal

- Data Read 2 from register file At the beginning of a cycle At the end of a cycle MEM/WB register supplies: ALU result
- Result is written back to register file (if applicable) Memory read data There is a bug here.....

PosDat	ATHONO	MemTo	Reg	Mem	Mem	Branch	ALUop		
Regust	ALIOSEC	Reg	Write	Read	Write		op1	op0	
1	0	0	1	0	0	0	1	0	
0	1	1	1	1	0	0	0	0	
X	1	X	0	0	1	0	0	0	
Х	0	X	0	0	0	1	0	1	
		1 0 0 1 X 1	RegDst ALUSTC Reg 1	RegDst ALUSTC Reg Write 1 0 0 1 0 1 1 1 X 1 X 0 0 1 0 0 1 0 0 0 0	RegDst ALUSrc Reg Write Read	RegDst ALUSrc Reg Write Read Write	RegDst ALUSrc Reg Write Read Write Branch 1 0 0 1 0 0 0 0 1 1 1 0 0 0 X 1 X 0 0 1 0	RegDst ALUSrc Reg Write Read Write Branch op1	

		7/	AEM Sta	WB Stage					
	RegDst	ALUSTO	ALU	Jop	Mem	Mem	Branch	MemTo	Reg
	Regust	ALUSTE	op1	op0	Read	Write	Branch	Reg	Write
R-type	1	0	1	0	0	0	0	0	1
lw	0	1	0	0	1	0	0	1	1
sw	Х	1	0	0	0	1	0	X	0
beq	х	0	0	1	0	0	1	х	0
					-	•			



SINGLE CYCLE

Cycle Time

Choose the longest total time = 8ns

To execute 100 instructions:

■ 100 × 8ns = 800ns

MULTI CYCLE

Cycle Time:

- $CT_{pipeline} = \max(T_k) + T_d$
- $\max(T_k)$ = longest time among the N stages
- T_d = Overhead for pipelining, e.g. pipeline register

Cycles needed for I instructions:

- I + N 1 N = number of stage
- N-1 is the cycles wasted in filling up the pipeline

Total Time needed for I instructions:

Time_{pipeline} = Cycle × CT_{pipeline}

$= (I + N - 1) \times (\max(T_k) + T_d)$

- assume pipeline register delay of 0.5ns
- longest stage time + overhead = 2 + 0.5 = 2.5ns

To execute 100 instructions:

 $(100 + 5 - 1) \times 2.5$ ns = 260ns

Move branch decision calculation to earlier pipeline

Early Branch Resolution

Guess the outcome before it is produced

Branch Prediction

Do something useful while waiting for the outcome

Delayed Branching

CACHE

SRAM

6 transistors per memory cell

→ Low density

Fast access latency of 0.5 - 5 ns More costly

Uses flip-flops

Temporal locality

 If an item is referenced, it will tend to be referenced again soon

DRAM

- 1 transistor per memory cell
- → High density
- Slow access latency of 50-70ns Less costly
- Used in main memory
- **Spatial locality**
- If an item is referenced.
- nearby items will tend to be referenced soon

HIT

Hit: Data is in cache (e.g., X)


- · Hit rate: Fraction of memory accesses that hit
- Hit time: Time to access cache

Miss: Data is not in cache (e.g., Y)

- Miss rate = 1 Hit rate
- Miss penalty: Time to replace cache block + hit time

Average Access Time

= Hit rate x Hit Time + (1-Hit rate) x Miss penalty



Number of cache blocks = 2M

Offset = N bits index = which line in cache block
Index = M bits offset = which position in 1 line of cache block

= 32 - (N + M) bits

WRITE POLICY

Solution 1: Write-through cache

Write data both to cache and to main memory

Solution 2: Write-back cache

- Only write to cache
- Write to main memory only when cache block is replaced (evicted)

8. WRITE-THROUGH CACHE



Problem:

- Write will operate at the speed of main memory!
- · Solution:
 - Put a write buffer between cache and main memory
 - Processor: writes data to cache + write buffer
 - Memory controller: write contents of the buffer to memory

8 WRITE-BACK CACHE

- Problem:
 - Quite wasteful if we write back everv evicted cache blocks Solution:
- - Add an additional bit (Dirty bit) to each cache block
 - Write operation will change dirty bit to 1
 - Only cache block is updated, no write to memory
 - When a cache block is replaced:
 - Only write back to memory if dirty bit is 1

CACHE MISS

Write Miss option 1: Write allocate

- Load the complete block into cache
- Change only the required word in cache
- Write to main memory depends on write policy

Write Miss option 2: Write around

Do not load the block to cache

00

10

10

11

00 NOR

0

0 01

0

1

1

1

lw/sw= 0010 beq= 0110

0

0

0

0


Write directly to main memory only

Me	mory address		Hit (H) or Miss	The Control of the Control
(in decimal	(in hexad	ecimal)	(M)?	(For reference)
4	0x4	1	M	0000 0000 0100
92	0x5	С	M	0000 0101 1100
Index	Tag value	1	Word 0	Word 1
0				
1	0	M[4]	M[5] write both	W[6]




OR

add



SIGNAL	Instruction Type	ALUop
100 L MATERIA NO DESCRIPTION	lw/sw	00
Ainvert Binvert Cin Operation	beq	01
	R-type	10
Read	į	



Exponent = 2 + 127 = 129 = 10000001₂ 2 become 10000001

GAN CHIN YAO | CS2100 | AY1819 SEM1 | PROF RAVI | FINALS CHEATSHEET