# **EE312 Group Project**


Sidharth Kumar - 190102076

Gandhi Siripuram - 190102077


Sumit Choudhary - 190102078

Sumit Kumar Singh - 190102079

- 1. Verilog Code For FPU and ALU and Main file have been submitted through ZIP Folder.
- 2. Schematic:




3. Behavioral Simulation Output Form:




### 4. Synthesis Report:


• Utilisation Summary:




#### • Power Summary:




#### 5. Timing Summary



### 6. Schematic Diagram:




7. Post synthesis functional simulation output waveform




### 8. Implementation report


#### • Utilization summary:



#### • Power summary:



### • Timing report:



## 9. Post implementation functional simulation output waveform

