COMP ENG 2DX3 Pre-lab #2

Instructor: Dr. Haddara/Athar/Doyle

Abaan Khan – khana454 - 400428399 Someshwar Ganesan – ganesans - 400430923

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by [Someshwar Ganesan, ganesans, 400430923]

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by [Abaan Khan, khana454, 400428399]

Q1) Starting with a truth table, design a 4-bit combinational digital lock that opens only when the parallel inputs are 1010. State the Boolean expression and draw the schematic for this combinational circuit. When the digital combinational lock is open, the output of the circuit should be a logic 1 to turn on an LED. The LED should remain off until the lock is opened. Flowcharts are useful to describe procedural steps in a simple system, such as this one. While not required for this question, consider how a flowchart would be written for your parallel digital lock.

Ans:

1) inputs				output
a	b	د	d	×
o	0	0	٥	0
0	0	٥	Ĭ	0
0	٥	١	0	0
0	٥	1	l	0
٥	ı	٥	٥	0
٥	1	٥	l	٥
0	ı	1	٥	٥
٥	1	1	ī	0
ı	0	٥	٥	٥
l	٥	٥	ι	٥
ſ	٥	ı	ō	1
ι	٥	ı	1	٥
ı	١	٥	٥	0
ι	ι	0	1	٥
ι	1	1	٥	0
ι	ı	1	1	0

Figure 1: Truth Table




Figure 2: Schematic

Q2) A better way to describe a more complex system is to use a finite state machine (FSM). Using the FSM approach, show the design of a 4-bit digital lock that opens only when the 1-bit serial sequential input is entered as 1,0,1,1. When the digital lock is open, the output of the circuit should be a logic 1 to turn on an LED. When the input serial sequence fails, the design should reset to the initial state. The LED should remain off until the lock is opened. This question is only asking for the FSM - do not design the sequential circuit. Do not worry about microcontroller settings for this question. For simplicity you may assume a Moore implementation.

Ans:

```
States

So: locked

So: locked

So: Intermediate State 1

So: Intermediate State 2

So: Intermediate State 3

So: Unlocked
```




Figure 3: Finite State Machine Diagram