



## **ECEN 684 INTERNSHIP REPORT**

**Last name: Sathyanarayana**

**First name: Ganesh Prabhu**

**UIN: 127004441**

**Date: 7/25/2018**

**Semester & year of internship: Summer 2018**

**Semester & year of expected graduation: Spring 2019**

**Degree program (M.Eng/MS/PhD): M.Eng**

**TAMU Advisor: Dr. Scott Miller**

**ECEN 684 section number, found on Howdy:**

**ECEN 684 - 326**

**TAMU Advisor's email: [smiller@tamu.edu](mailto:smiller@tamu.edu)**

## About the Company:

Biotronik Inc. is a medical device company that provides solutions for cardiac rhythm management, electrophysiology and vascular intervention. Some of the devices that are developed include pacemakers, implantable defibrillators, remote-monitoring systems for patients, bio-monitors, and neuro-stimulator.

## Internship Project: Development of System Validation Tester (SVT)

**Objective:** Parse clinical IEGM (Intracardiac ElectroGram) data files and send them to inputs of the IC under test. The IEGM data is test data that is similar to the ECG signals received by the pacemaker under normal operation. Create a user-friendly way to communicate with, and program the processor of the IC under test. Any command or program to the processor is handled by the UART interface of the IC.

The IC under test operates on 1.5MHz and 32KHz clocks, and the IEGM data is processed by the sense path of the IC. Serial interface of the sense path has three inputs, Trig\_in, SER1\_in, and SER2\_in. The Trig\_in is turned on every 64 clock cycles (1.95ms) of the IC. The trigger signal is sampled at the falling edge of the 32KHz clock. The 16-bit clinical data are fed to 8 channels of the time-division-multiplexed slots through SER1\_in and SER2\_in, which ultimately mapped to 8 DMA channels. Data of channels 0 to 3 are through SER1\_in and channels 4 to 7 are through SER2\_in. The timing diagram is as shown below.




Figure 1: Timing diagram of serial IEGM interface

- Features of SVT:**
- Can download and run RAM Application.
  - Can access any memory location (register, sram, rom) within IC.
  - Can inject data sample into the IC's sense path, all 8 channels are supports.
  - Can parse user file and issue all of the above operations.

**Solution:** This was achieved by developing a command line interface (CLI) on the PC to enable users perform different tests on the IC and communicate with the processor by sending system specific commands using UART protocols. A FPGA design was implemented to receive and differentiate between commands and data sent by the PC and route it respectively to the processor and serial IEGM inputs of the IC under test.



Figure 2: System level diagram for SVT

The CLI was programmed in C#, it provides users options for different operations that can be performed and based on the operation sends commands and data to the processor and informs the user of a response from the processor. Figure 3 shows the interface.

The FPGA operates on 12MHz clock and this is divided into 1.5MHz and 32KHz and feeds into the IC. Figure 4 shows the FPGA design for the system.

```

INIT: choose operation:
INIT: 0: Exit
INIT: 1: Mesquite Reset
INIT: 2: Download RamApp
INIT: 3: Run Memory Test
INIT: 4: Run Burn-In Test
INIT: 5: Run Validation Test
INIT: 6: Run Huffman Snapshot
INIT: 7: Take Huffman Snapshot
INIT: 8: Huffman Batch Run
INIT: 10: Do Read,      11: Do Write
INIT: 12: Read Dev ID, 13: Read ROM ID
INIT: 14: FE SW TestEn=1, 15: FE SW Testen=0
INIT: 16: IEGM Set Reset, 17: IEGM Clr Reset
INIT: 18: IEGM Set Active, 19: IEGM Clr Active
INIT: 20: Enable ForceMHz, 21: Disable ForceMHz
2
RAMAPP: Downloading RamApp: ramapp.vmen...
RAMAPP: Downloading VecTable, size = 132 bytes...
RAMAPP: Downloading TestData, size = 9397 bytes...
RAMAPP: Downloading DescRamTable, size = 27 bytes...
RAMAPP: Downloading RamPatchTable, size = 33 bytes...
RAMAPP: Redirecting ISR Vectors...

```

```

INIT: 6: Run Huffman Test
INIT: 7: Take Huffman Snapshot
INIT: 8: Huffman Batch Run
INIT: 10: Do Read,      11: Do Write
INIT: 12: Read Dev ID, 13: Read ROM ID
INIT: 14: FE SW TestEn=1, 15: FE SW Testen=0
INIT: 16: IEGM Set Reset, 17: IEGM Clr Reset
INIT: 18: IEGM Set Active, 19: IEGM Clr Active
INIT: 20: Enable ForceMHz, 21: Disable ForceMHz
13
INIT: Mesquite ROM_ID[0] = FF
INIT: Mesquite ROM_ID[1] = FF
INIT: Mesquite ROM_ID[2] = FF
INIT: Mesquite ROM_ID[3] = FF
INIT: Mesquite ROM_ID[4] = FF
INIT: Mesquite ROM_ID[5] = FF
INIT: Mesquite ROM_ID[6] = FF
INIT: Mesquite ROM_ID[7] = FF

```

Figure 3: Command line interface




Figure 4: FPGA design

*UART receivers and transmitters* handle the UART protocol. They receive inputs from CLI and drive inputs to UART interface of IC and send responses from FPGA and the IC to the CLI. *USB to IC controller* receive commands from the CLI referring to the different operations that can be performed on the IC, based on which it performs the required procedure. Any data or command to or response from the processor is routed through an *8 byte-deep TX and RX FIFOs*. In case of test IEGM interface command the data is stored in *16 byte-wide FIFO* where each byte corresponds to each channel of the DMA. In the event that the FIFO is full the controller requests the data to be sent again. The FIFOs act as buffers between the PC and IC which operate at different speeds. The *IEGM transmitter* reads the data from the FIFO and converts it to the form as shown in the timing diagram in Figure 1.

### Project Schedule:

<b>Week 1:</b> <ul style="list-style-type: none"> <li>Setting up workspace.</li> <li>Reading training documents</li> </ul>	<b>Week 2:</b> <ul style="list-style-type: none"> <li>Getting acquainted with the design and verification environment</li> <li>Reading training documents</li> </ul>
<b>Week 3:</b> <ul style="list-style-type: none"> <li>Training on Firmware</li> <li>Understanding and modifying the firmware as required</li> </ul>	<b>Week 4:</b> <ul style="list-style-type: none"> <li>Reading simulation test cases</li> <li>Designing IEGM Transmitter</li> </ul>
<b>Week 5:</b> <ul style="list-style-type: none"> <li>Designing the IEGM transmitter</li> <li>Integrating FIFO design</li> </ul>	<b>Week 6:</b> <ul style="list-style-type: none"> <li>Designing the USB to IC controller</li> <li>Running simulations and verification</li> </ul>
<b>Week 7:</b> <ul style="list-style-type: none"> <li>Designing the USB to IC controller</li> <li>Running simulations and verification</li> <li>High level design</li> </ul>	<b>Week 8:</b> <ul style="list-style-type: none"> <li>Programming FPGA with the design</li> <li>CLI programming</li> </ul>
<b>Week 9:</b> <ul style="list-style-type: none"> <li>Adding features to CLI</li> <li>Run the SVT and perform certain tests</li> </ul>	<b>Week 10:</b> <ul style="list-style-type: none"> <li>Modifications to CLI</li> <li>Run the SVT and perform certain tests</li> </ul>

*Project Evaluation (by Martin Li, Member of Technical Staff):*

Ganesh completed this project professionally. The scope of the project involved multiple engineering disciplines including FPGA design/verification in Verilog, firmware development in C/assembly, software application development in C#. All of these tasks were not trivial even for a seasoned developer, but Ganesh was able to pick up these skills, completed all the assignments in a timely fashion, and handled them extremely well.

Most of the mistakes throughout the project he made were all due to the fact that he was not familiar with the full IC functionality, and this was fully understandable. Given his short 3-month of intern time, he was not given enough time to review and understand the full IC specification (which total span thousands of pages), and this was the only area that he required guidance and supervision heavily.

In general, Ganesh is a talented engineer, full of potential, and destined for great success in career.