

Assignment 6

Class - SEIV

Batch - F4

Roll NO - 21430

DOS - 5/12/2020

Title - Parity generator and checker

Objective:-

Design and implement parity generator and checker using EX-OR

Apparatus : Digital trainer kit, IC - 7486 (EX-OR)
IC - 7480 patch cord, 5 power supply etc.

Theory - 1

Ex:- In digital communications, the digital data is sent over the telephone lines using diffⁿ binary codes. During the transmission because of noise signal may get manipulate and may be wrong information will receive at the destination. This problem is overcome by using error detecting code. To detect these errors parity bit is usually transmitted along with the data bits.

Parity generator - It is combinational logic circuit that generates the parity bit in the transmitter.

Parity checker - It is a circuit that checks the parity in the receiver.

Parity generator and checker device are commonly used in digital system to detect the single bit error.

Even parity - Added parity will make total no. of 1's even.

odd parity - Added parity will make total no. of 1's odd.

* PIN DIAGRAM -

1A	1	14	Vcc
1B	2	13	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

* Procedure -

1. Design logic circuit of even-odd parity generator and checker using truth table
2. Implement the circuit by making connections as per logic diagram

* Truth Table:-

i. Even parity generator

A	B	C	Parity
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

ii. odd parity generator

A	B	C	Parity
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Even parity checker

A	B	C	P	output
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

K-Map for Even parity checker

AB \ CP				
	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$$Y = \bar{A}\bar{B}(\bar{C}P + CP) + \bar{A}B(\bar{C}\bar{P} + CP) + A\bar{B}(\bar{C}P + C\bar{P}) + AB(\bar{C}\bar{P} + CP)$$

$$= ((\oplus P)(A \odot B) + (C \odot P)(A \oplus B))$$

$$Y = A \oplus B \oplus C \oplus P$$

Odd parity checker

A	B	C	P	output
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

* K-Map for odd ~~Even~~ parity checker

AB \ CP	00	01	11	10
00	1	0	1	0
01	0	1	0	1
11	1	0	1	0
10	0	1	0	1

$$\begin{aligned}
 Y &= \bar{A}\bar{B}(C \oplus P) + A\bar{B}(C \oplus P) + AB(C \oplus P) + \bar{A}B(C \oplus P) \\
 &= (C \oplus P)(\bar{A} \oplus B) + C \oplus P(A \oplus B) \\
 &= A \oplus B \oplus C \oplus P
 \end{aligned}$$

* K-Map for Even parity generator

A \ BC	BC			
	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$\therefore Y = A \oplus B \oplus C$$


* K-Map for Odd parity generator

A \ BC	BC			
	00	01	11	10
0	1	0	1	0
1	0	1	0	1


$$\therefore Y = A \odot B \odot C$$

* Logic Diagram


i. Even parity generator :-




2. Even parity checker-



3. Odd parity generator:-



4. Odd parity checker:-



* Logic gates required for implementation:-

1. Even parity checker - 3 EX-OR gate
2. Even parity generator - 2 EX-OR gate
3. Odd parity generator - 2 EX-OR, 1 NOT gate
4. Odd parity checker - 3 EX-OR, 1 NOT gate

Conclusion -:

Hence, parity generator and checker circuit design and implemented successfully.

Main

- Decoders & Plexers
- Sequential Elements
- Memory Elements
- Test Bench
- Misc

PROPERTIES

OUTPUT


BitWidth: 1

Delay: 0

Label: P

Label Direction: RIGHT

Orientation: LEFT



MiSC

Help ⓘ

