

Assignment c

Class-SETT Roll NO-21430

Batch-F4 Dos-5/12/2020

Title- Parity generator and checker

Objective:
Design and implement parity generator
and checker using Ex-OR

Apparatus: Digital trainer kit, Ic-7486 (Ex-CR)
IC-7480 patch cord, +5 power supply etc.

Eau. In digital communications, the digital data is sent over the telephone lines using diff binary codes. Puring the transmission because of noise signal may get manipulate and may be wrong inform ation will receive at the destination. This problem is overcome by using error detecting code to detect these errors parity hit is usually transmitted along with the data

Parity generator. It is combinational logic

circuit that generates the parity bit m

the transmitter.

Page: 1 1

Parity checker- It is a circuit that checks
the parity in the receiver.

Parity generator and checker derice are
commonally used in digital system to detect
the single bit error.

Even parity - Added parity will make total as

odd panity - Added panity will make total no

			L. L. L. Cant
e-ti	ple sat slate	Djavaan 14	Yee
- 1	18	2 13	48 100
	int bony	3 12	44
	2A	4	44
1	28	5 10:	38
-09	24	Gall la a	3A
-	GND	7	3Y organi
	Listoppi 24	1 2 2 2 2 2 2 4	

* PIN DIAGRAM -:

* Procedure -1

1. Design logic circuit of even-odd parity
generator and checker using them table
2. Implement the circuit by making connections
as per logic diagram

Page: 1 1

* Truth Table:

i. Even parity checker:

		-	
A	B	C	Parity
0	0	0	0
0	0	1	1.0
0	1	00	
0	1	10	0
1	0	0	1 1
1	0	1 1	0
1	1	0	0
-	1	10	10
		1	

ii. odd parity generator

A	В	C	Ponty	
0	0	0	1	
0	0		O	
0	key	0	0	100
0				
1	0	0	0	
1	0	1	013	New Colors
1	_1	0	١٠١٥	
1	1	1	0	

CHECK TABLERSHARLERSTER

(8) A (8) ((CE) (AEB)

١	Even	mit	checker
Ī			- CILLER

	A	•	C	P	output	
	0	0	0	0	0	Han asydi
	O	0	0			
	0	0		0	19-113	8 4
	0	0	1		0	Le Le Comment
	0	1	10		1.1.	
	0	-	0	1	0	
	0	11	11	0	0	I PL S
	0	1	11			
-	1	0	0	0	6.1	
-	1	0	0	1	0 0	
	1	0	1	0	0	I to be a little of the little
1	-	0		1	1	
			0	0	0	
1	1	-	0	1	di dense	Hing bho li
		-1		0	1	
1	-	-	1	11-3	0	9 A
L			Secretary of			

K-Mapfor Evenparity checker

V	9		1	
A8	00	01	.11	10
00	0	0	0	0
01	0	0	0	0
	0	0	0	0
10	(1)	0	0	6
				-

Y = AB (cP+EP) + AB (cP+CP) + AB (cP+CP) + AB (CP+CP)

((DP)(AOB)+(COP)(ADB)

ABBCOP

Page: 1 1 G)

odd parity checker	odd	parity	ch	ec	ker
--------------------	-----	--------	----	----	-----

A B C P Output O O O O I O O O I O O O O I O O O O I I I I		-	9 11	_		
	A	В	C	P	output	1
		0	0	0	1	- A
			0	10.2	0	9
			1 -	0		*
			1		1	
		1	0	0	(a 6) A a	1
			0	1	1	
		1		0	Jordy bb	0 St 747-1
		1	1	1	0	
	1	0	0	0	0	EV
	1			13	1	9
			1	0	210	
1 1 0 1 0	100		1	1	0	
1 1 0 1 0	1		0	0	O O P O A	SY .
	1	1		1	0	
		1		0	0	Logic Logi
1 1 1 1	1	1		1	1	
Ven Parishy generated:					oto care	Even party

* K-Mapfor odd Fre parity checker

AB	00	01	11	10	T
00	0	0	0	0	
01	0	0	0	0	
11	0	O	0	0	
10	U	0	U	0	
-					

 $Y = \overline{AB}(C \oplus P) + \overline{AB}(C \oplus P) + \overline{AB}(C \oplus P)$


= (COP) (AOB) + COP(AOB)

- AOBOCOP

Page:	1	76)

	a parting the
*	K-Map fix Even parity generator
1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1	
1	1 0 0 0 0
1.	
1	: Y = A + B + C
1	
*	K-Map for odd parity generater
J	
	AB 8000 01 11 10
	0 0 0 0
.~	0000
-	
1	:. Y = A 0 B 0 c
*	1-1-
	Logic Diagram.
1 i.	Even parity generator:
	A - T A DB
	B —
4	47
-	C A DB DC





* Logic gates required for implementation.

1. Even parity checker - 3 Ex-OR gate

2. Even parity generator - 2 Ex-OR gate

3. Odd parity generator - 2 EX-OR, I NOT gate

4. odd parity checker - 3 Ex-OR, I NOT gate

