Page:

## Assignment 5.

Class-SE IV

ROIL NO-21430 DOS-5/12/2020

Title Digital magnitude Comparator circuit

Objective -:

1. Design and implement 1 bit digital magnitude Comparator circuit using logic gates 2. Design and implement 2 bit digital magnitude

comparator circuit using logic gates.

Apparatus-

Digital Board, GP-4Patch cords, IC 741586, IC 741586, IC 741532, IC 741508 / IC 741504/ TC 741586 and required gates if any.

Theory-

Magnitude comparator is a logic circuit, which compares two signals. A and B and generates three logical outputs, whether A>B A=B or ACB IT 7485 is a high speed 4 bit magnitude, comparator which executes two 4 bit words. The A=B input must be held high for proper compare operations. These 4 bit magnitude comparators perform comparison of straight binary to BCD codes. Three fully decoded decisions about two, 4 bit words are made and are externally available at three outputs. These devices are



fully expandable to any number of bits without external gates. Hords of greater words of length may be compared by connecting comparators in cascade

The A>B, A < B and A = B outputs of a stage handaling less - significant bits are connected to the corresponding inputs of next stage handling less-significant bits. The stage handling the least significant bits must have a High level voltage applied to the A = B input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long word.

PIN DTAGRAM -:

VCC A3 82 A2 A1 81 A0 8.

IC 15 14 13 12 11 10 9

70 585

B3 ACB A=B A>B A>B A>B A=B ACB GND

DATA

Coscoding. O/P'S

\* Procedure:

1. Make the connections as per the Logic circuits of 1 bit Digital comparator circuit and verify its truth table.



2. Make the connections as per togic circuit of the Digital comparator circuit and verify its Truth Table.

J. Make connections as per the pin Diagramer TC-741585 and venty its function table.

\* Design of 1 bit digital Comparator

about		output	d'an'	t	Input				
e cavaci	Y3=A 78	Y2 = A= B	Y, = ACB	В	A				
a sugar	6	pa bas	0	0	0				
Miles	0	- 0	La lac	Labor	0				
Lou you	-		0	6	. 01				
	0	.1	0	•1					
o vila	MADRA								

\* K-Map simplification

i) for y, = A < B	B	0	. 1	
	0	6	(1)	
	- 1	0	0	

: Y = AB

ii) for 
$$y_2 = A = B$$

0

0


1

0

0


: Y2 = AB + AB





: Y3 = AB

## \* Logic Diagram -:



SHIA TAN SHAN AND IT I

\* Design of 2 Bit comparator -1

*	D '		- 1.	
1	Desig	n	apl	e-


				and the local division of the local division	THE REPORT OF THE PARTY OF THE	-			1
	Dec		Inp	ut	0	(	output		1
	Ed.	Aı	Ao	B.	8 .	Y = A < B	Y2=A=B	43=A>8	1
	0	0	6	0	0	6	41	0	1
		0	0	6	1	1	0	0	
	2	0	0	1	0	aglas	6	0	1
	3	0			1		0	0	1
	4	0		0		0	0	1	
	5	0		0	1	6	1	0	1
	6	0			0	1	0	0	
	7	0		1		1	0	0	
	8	1	0	0	0	0	0		
	9	1	6	6	1	0	0	1	
	10		0	1	6	0	1	0	
	11		0	1	1	7 4	6	0	
	12		1	0	0	0	0	-1	
-	13		1	0	1	6	0		
	19	1	1	1	0	0	0	1	
	15	-		1	1	0	1	D	
-									

4	-	k	-	M	a r	)	Si	~	h 1	: 4	3	0	-	~	21	
-		-	_		-		$\overline{}$		-	_			<b>100</b>			

For	Y,	= A < B	8,	00			
			AIAO	00	01	1.1	10
			00	0	U		1
			01	0	0	1	1
		1	11	0	0	0	0
			10	0	0	1	0

: Y 1 = A , A 0 B 0 + A 1 B , + A 0 B 1 B 0





B<sub>1</sub>B<sub>0</sub>

inis for y<sub>3</sub> = A > 8 A<sub>1</sub>A<sub>0</sub> 00 01 11 10

00 0 0 0 0 0


01 1 0 0 0

11 1 0 0

Y3 = AOB, BO + A, AOBO + A, B,

Logic Diagram:

ALL BOOK DIAGRAM



*	Logic Gates/1	nst devic	required f	or Implemental
	3.3	Name of	No. of gates required	Ic required
1.	1 bit comparat or using logic gates	NOT AND XOR	2.4.1	741508 741508
2.	2 bit comparator using logic gates	MOT AND XOR XNOR	7 2 2	741504 741508 741586 741532
		3 A 4	A - A - SH	A CA TOY
	Conclusion-1 Le learned to 2 bit compare	design ar	nd impleme t using lo	nt I bit and gic gates.
3-2-1		-		
			1	

