

Assignment 12

Class - SE IV

Batch - F4

Roll NO - 21430

DOS - 14/01/2021

Title - Design and implement sequence detector using MS JK Flip Flop.

Objective - Design and implement the following sequence detector circuit using IC-74LS76 and verify its truth table.

Apparatus - Digital board, GP-4 patch cords, IC-74LS76, IC-74LS04, IC-74LS08 and required logic gates if any.

Theory -

Sequence Detector is a sequential logic circuit which can take a string of bits as input and gives an output of 1 whenever the sequence occurs. Sequence Detector is of 2 types, overlapping & non-overlapping. In an overlapping sequence detector the last bit of one sequence becomes the first bit of next sequence. However in non-overlapping sequence detector the last bit of one sequence does not become the first bit of next sequence. Sequence detectors can be made using a mealy or moore machine.

Procedure -

1. Make the connections as per the logic circuit of Sequence detector using IC-74LS76 & verify the


truth table

* PIN DIAGRAM:-

$\overline{\text{CLK1}}$	1	16	1K
$\overline{\text{PRE1}}$	2	15	1Q
$\overline{\text{CLR1}}$	3	14	1 $\overline{\text{Q}}$
1J	4	13	GND
VCC	5	12	2K
$2\overline{\text{CLK}}$	6	11	2Q
$2\overline{\text{PRE}}$	7	10	2 $\overline{\text{Q}}$
$2\overline{\text{CLR}}$	8	9	2J

Sequence Detector for Sequence 1010 (mealy machine)

State Diagram - 1010 (Mealy Machine)



* State Table:-

Present State	Next State o/p	
	$x=0$	$x=1$
A	A, 0	B, 0
B	B, 0	C, 0
C	A, 0	D, 0
D	C, 1	B, 0

* Truth Table as per logic diagram:-

Present state		x	y	Next state		Flip Flop outputs			
Q _A	Q _B			Q _A +1	Q _B +1	J _A	K _A	J _B	K _B
0	0	0	0	0	0	0	x	0	x
0	0	1	0	0	1	0	x	1	x
0	1	0	0	1	0	1	x	x	1
0	1	1	0	0	1	0	x	x	0
1	0	0	0	0	0	x	1	0	x
1	0	1	0	1	1	x	0	1	x
1	1	0	1	1	0	x	0	x	1
1	1	1	0	0	1	x	1	x	0

* K-Map & Simplification:-

Q _B \ Q _A	00	01	11	10
0	0	0	0	1
1	x	x	x	x

$$J_A = Q_B \bar{n}$$

Q _B \ Q _A	00	01	11	10
0	x	x	x	x
1	1	0	1	0

$$K_A = \bar{Q}_B \bar{n} + Q_B n$$

Q _B \ Q _A	00	01	11	10
0	0	1	x	x
1	0	1	x	x

$$J_B = x$$


Q _B \ Q _A	00	01	11	10
0	0	0	0	0
1	0	0	0	1

$$y = Q_A Q_B \bar{x}$$


Q _B \ Q _A	00	01	11	10
0	x	x	0	1
1	x	x	0	1

$$K_B = \bar{x}$$

* Circuit Diagram:-



* Sequence - 100



* Truth Table:-

Present state		x	y	Next State		FlipFlop I/P's			
QA	QB			QA+1	QB+1	JA	KA	JB	KB
0	0	0	0	0	0	0	x	0	x
0	0	1	0	0	1	0	x	1	x
0	1	0	0	1	0	1	x	x	1
0	1	1	0	0	1	0	x	x	0
1	0	0	1	0	0	x	1	0	x
1	0	1	0	0	1	x	1	1	x
1	1	0	x	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x	x

* K-Map Simplification:-

Q _A	Q _B			
	00	01	11	10
0	0	0	0	1
1	x	x	x	x

$$J_A = Q_B \bar{A}$$

Q _B	Q _A			
	00	01	11	10
0	x	x	x	x
1	1	1	x	x

$$K_A = 1$$

Q _A	Q _B			
	00	01	11	10
0	0	1	x	x
1	0	1	x	x

$$J_B = x$$

Q _A	Q _B			
	00	01	11	10
0	x	x	0	1
1	x	x	x	x


$$K_B = \bar{A}$$

Q _A	Q _B			
	00	01	11	10
0	0	0	0	0
1	1	0	x	x

$$y = Q_A \cdot \bar{A}$$

* Circuit Diagram:-

2



* Logic Gates MSI/ Device required for implementation

Title	Name of Ic	No. of gates	Ic req.
1010 seq.	IC 74LS76	-	1
	IC 74LS08	5	2
	IC 74LS04	1	1
100 seq.	IC 74LS76	-	1
	IC 74LS08	2	1
	IC 74LS04	1	1

Conclusion:-

Successfully designed and implemented seq. detector using IC 74LS76 on an online digital CKT.

Manish



