#### Assignment 8

ROII NO-21430 Class-SE IV DOS -2/12/2020

Title -: Design of 2 bit and 3 bit Ripple counter using MS JK Flip-Flop

Objective ...

1. Design and implement 2 bit Asynchronaus (Ripple) up counter an circuit using tc-7415 76 . Draw timing diagram.

2. 2 bit Ripple down counter & timing diagram (IC 7476)

3.3 bit Ripple up counter and timing diagram (IC 7476)

4. 3 bit Ripple down counter and timing diagram (IC 7476)

Apparatus:

Digital - Board GP-4 patch-cords, IC-74LS76, IC 741532, IC 741504, IC 741508 and required Logic gates if any

Counter is a sequential logic device which can be use to count the number of pulses given to the circuit country can be classified into two category one is synchronous and other is Asynchronous (Ripple). In case of Ashynchrous



Counter output of first flipflop goes to the Glock of the next and so-on and input of all flip-flop is connected to VCC From IC-74LS76.


All set and reset pin is connected to vac Asynchronous counter is easy to beginnes counted and to synchronous counter. Synchronous counted is faster than Asynchronous counter to Misse Is Dual Ms. TK Fip-flop which means in an in There are two Ms-TK Flip-flop are contained

## \* PIN DIAGRAM -:

CIK	10	and IK ting
PRESETT	2 15	10 5 6 5 7 7
CLRI	3 IC 14	10
U	4 741576 13	GNO
VCC	5 DUAL MS 12	2 K
CLK2	6 JKEE II	castoria
PPF2	7 10	100 min
CLP2	8 9	27
Marie William Co. Co. Co.	No. 31	


### \* Procedure -:

- 1. Make the connections as per logic diagram of 2 bit ripple up and down counter circuit using IC-741576 and verify its truth table.
- 2. Make the connections as per logic circuit of 3-1



Ripple up and down counter chicuit using IC 741576 and verify its truth table.

\* Design of 2 bit Ripple up counter -:




+	Timing	Diagram-1			1	3	
		,	2	3	4		
	CLK	1	1			00	
			1				
	Q8			1	1	60	
		00: 149'	1 kgs	Tal.		UL	
	OA '		in-	, 13	datin	deservato.	8
		00	, 0,1	10			
			1	はかります		Ches Back	-
	observat	tion Table:	1	0	AD I		

observ	ation	Table:
		THE RESERVE TO SHARE THE PARTY OF THE PARTY

\*

1	Clock Pulse	OA	08	Par I
		0	0	0
1	2	0	10	0
-	3	1	0	
-	4	1	'	



\* Design of 2 bit Down Counter (Ripple)


egic Die	1	4		icc	1
	JB	Q.B	-	JA	Vax
		3		0	0
-	Kg	tes -		KA	


\* Timing Diagram-

			1!	21	31	4 1	
-	cik	0	+		and we	-	in it
			1				
	QB		+	100	10.	Maria	5
							8.4
-	QA	,	;	*			
-			11	10	101	00	
d						CONTRACTOR DE CO	

Observation Table:

Clock Ruse	out	put
	QA	QB
1	1	
2	1	0
3	0	1
4	0	0








* Observation Table.	*	Obser	ration	Table -
----------------------	---	-------	--------	---------

Input	Output				
Theor	QA	Q B	Qc		
	0	0	0		
2	0	0	1		
3	0		0		
9	0		1		
5		0	0		
6	-	0	1		
7	-	1	0		
8	1	,	a description		

## \* Design of 3 bit Ripple Down Counter-1





				Vo.	:	
*	Timing Diagram	n-!				
	and to be in	27 224	0 1 20	injects	ادمردا	-
	1 2	3 1	4	51	61	7   8
CLK	,	. +	1 +		1	
	2 प्रिक्ति के नेव अप	901 4	o same	1	9147	11
a c	a partition	+	24	+		
	2	016	WE THE	alag	re did K	
OR		1		lete	new ot	-
					1	
QA		bid	04 04	الوطو	a die	1
	101 11	0 101	100	011	010	001 40
	1	570	Mr. s	191	a did s	118
*	Observation 7	able:		+ +>1	ip com	-
				-		
-		100	Output	2 197	A gray &	-
	Clock Pulse	an	Q8	0.6	down to	
			-	1		
				0.00	(malus)	-
	1 103 100 0	h - 1		eceful.		
3 10				0	3 MC 3 L	
	5 25	0	111		21999	
	6	0		0	CHELL	
	7	0	0			
	R	0	0			
				0		
						1



# \* Logic Gates/MSI Device required for Implementation

710.	Title	Name of the Ic's	No. of flipflop required	It's
1.	2 bit Ripple Up Counter	TC 74LS76	2	1
2.	2 bit Ripple down Country	TC 741576	2	
	3 bit Ripple Up counter	tc 741576	3 Total tours	2
и.	3 bit Ripple down counter	EC 741576	3	2

\* Conclusion:

We successfully implemented 2 bit and 3 bit sipple up and down counter on an online digital trainer kit with appropriate output

