

## Assignment 7

Class-SETY ROHNO-21430

Batch-F9 p.os - 9/12/2020

Title- Flipflop

Objective - Conversion of flipflop

Apparatus. Digital trainer kit, IC 7476. IC 7474, IC 7408, IC 7432, IC 7404, Patch cords, to v power supply

Theory-!

I. A flipflop is an electronic device which is having two stable states and a feedback patch which is used to store I bit of information by using the clock signal as input laches are also used to do the same task expect that they do not use clock signal

2. There are four types of fripflop SR.D. JK and + fliptlop.

the most widely used flipflops. And so their availability in the form of integrated circuits 4. common conversions are SR - J TK, SR - JD.

SR-T. TK -> SR, JK-D, JK-T, D-> SR, D-> JK, D-> T

General model used to convert one type of flip flop to other -:



1	
Combinational	Available or
circuit	given flipflap
> cum	3


## Derived Flipflap

\* SR to JK flip flop Conversion-1

Here we are required to convert the SR to IK ff.
so first we design a combinational circuit
with Tand k as its inputs and we connect
output to the input of our available fripfing
i.e. on SR flip flop so its output is same at that
of TK fripflop

+ Conversion Table-

	FFI	nputs	Presentstate	Next State	outp	uts	1
	t	, K	an	anti.	5	R	
	0	0	0	o lahin	0	<b>X</b>	
- 3	0	blane	dolo to	0	0	X	
	01-48	0	9000	erye dica	do	0	
	1.	g lass	0	a 45 , 99	E lor	0	
	0		1	0	0	1	
100	11111	111 000	1 10000	0	0	Godan	
	0	6		1	×	6	
	1	0			X	0	





8. Jk flipflop to D flipflop Conversion:

The design of the Combinational cumit shows be in such a way that D is the input and Jo are its output. The outputs of the Combination circuit J and k are connected as inputs to the flipflop. Op is the present state output of flipflop and op is its complementary and op is the next state.

+ Conversion Table -:

	Inputs	Present	Next (QpH)	Outputs		
	D	(ap) State	Next (apri) State	丁	k	
	0	U	0	0	X	米
	0		0	*	1	
	1	0	1	1	X	
	1	1	1	×	0	
-		1	1			

\* K-Map Simplification:

-			-91
0	0	X	
1	1	X	


		1	1	X
i) Fox	k.			

	0	(X I)	L -

.. J = D



*	Logic Diagram	.1	Emigue			
		han benzient	VI LORE SHOULE	3/4		
out the	in a st gold gulf of the property of theres					
3 20		J	COURTED BO	in.		
				11		
	Ż -	- c JK				
		k Go				
*	PIN DIAGRAM	- >				
			1			
	Clock I	TC	1 K			
	Preset 1 741576		10			
	1J GND					
	100k2 2K					
	clock2	1	20			
	PRESETS		2-5			
	CLEAR2					
	1 -1 -1 -1 -1 -1 -1 -1	I Devices require	red for Impleme	ntations		
*	Logic dates/115	Devices reque				
1,10	TiHe	Name of Ic	Number of FF's	IES		
No	11110		required	required		
1.	Flip-Flop	IC741576		1		
	conversion	1074LS04	_	1		



\* Conclusion:

