
Assignment 9



Batch - F4 ROLL NO - 21430

DOS - 14/01/2021

Title-Design of 3 bit synchronous conter (Up/down)

Objective -:

L Design and implement 3 bit Synchronous up Counter using IC 741575.

2. Design and implement 3 bit Synchronous Down Counter using IC741576.

Apparatus -:

Digital board, GP-4 potch cords, IC-74LSTE,
IC-74LS32, IC-74LSO4/IC-74LSO8 and required
logic gates.

Theory -:

- I. The ripple counters have the advantages of simplicity (only Flip flops are required) but their speed is low because of ripple action.
- 2. The maximum time is required when the output changes from 111 ... 1 to 000 -- 0 and this limit the frequency of operations of ripple counters
- 3. The speed of operation improves significantly if the flipflops are clocked simultaneously.
- 4. The resulting circuit is known as synchronous Counter.
- s. common clock input is connected to all flipflops.

 hence each ff is triggered at the same time such



Counters are known as synchronous Counters

- 1. Synchronous Up counter
- 2. Synchronous DOWN counter
- 3. synchronous up-DOWN counder


PIN DIAGRAM -:

the same of the last the first		
CIKI	Telest it	IK
PREI	ta & Janana	10
CLRI	741576	رق
15	DUAL MS	GND
Vcc -	J-KFF	2 k zuda mys
CIK2	or dates page	1201 12100
PREZ	5-31 1 D 02 DC	2087105
CLR2		25

* Procedure -:

- I Make connections as per logic circuit of 3-bit Synchronous up counter using IC-74LS76 and renty its truth table
- 2. Make connections as per logic circuit of 3 bit Synchronous DOWN counter using IC - 74157C and verify its truth table.
- * Synchronous 3 bit up Counterfor 3 bit counter, we need 3 flip-flops

Truth Table -:




	Present State		Next State			Flip-Flop Inputs				~		
	Q.	QB	QA	acti	QB+1	CATI	Jc	Kc	JB	KB	JA	KA.
	0	0	0	0	0	1	0	×	0	×	1	×
	0	0		0	1	0	0	×	1	×	×	1
	0		0	0	1	1	0	x	X	0	1	×_
	0				0	0	1	x	×	1	X	1
	1	0	0		0	1	X	0	0	×	1	X
	1	0	31	1	1	0	x	12	-1	*	X	1
	,	1	0	1	1	1	X	X	×	0	1	X
			1	0	0	0	X	×	X	1	X	1
										1	1	
	K_no.		mnlif	icatio	m - '			4			100	
			17-									
	Q.	3000	0)	11 1	0		BOA	01	,	10	2.	
	ac.	0	0	70		000	X	X	3/14	70	N.	
	1	×	X	K K		1	×	×	1	0		
	Jc = QB QA KB = QA											
					-(0)~						
	Op.	080	01	11 10		Q	BOA .	. 01	11	1	0	
	0	×	X	XX	100	ac o	1	×	X	1		
	1	>	×	1 0		1	1	x	×	1		
		14-	- 00	3. QA				JA	= 1			
						0						
	06	OA.	01	11 10		Q a	Q60	01	11	. 10		
	We.	00		XX	1	0	1×	1	1	X	7	
	0	0		x x		1	X	1	ı	×	1	
-	1						K	- F			9	
-	JB =QA											




(182-11)2 10 , 82 , 32

Logic Diagram -:




* State Diagram



* Synchronous 3 bit DOWN Counter -:

For 2-bit counter, we need 3 frip flops.





Truth Table -:

*

							Buch	Maria 1	100		1	
1	Pres	ent st	ate	Nex	t st	ate	FI	ipfle	op I	nputs		
1	a.	QB	Q.A	Q C+1	QBH	QAH	Jc	Kc	JB	K8	JA	KA
-	0	0	0	1	1	1	1	×	1	7	-	*
1	1	1	1	1	1	0	X	0	×	0	×	1
1	1	(0	1	0	10	×	0	×	1	0	X
	-1	0	1	1	0	0	×	O	6	x	×	1
	1	0	0	0	1		×	1	1	×	1	X
	0	1	1	0	1	0	0	×	X	0	×	1
	0	,	0	0	0	1	0	x	×	1	1	×
	0					0	0	×	0	×	K	1
		U		0	0						8	
										'		-

k-Map Simplificati	ons-	
		OBO.
QC 00 01 11	10	Qc 000 01 11 10
	0	0 × × ×
- X X	×	1000
		FC=QB. QA
Jc = @8. 0	A	
	421-	O A
Oc 0400 01 11	10	Qc 00 01 11 10
0 0 0 0 1 11	T _X	0 1 X X 1
1 1 0 x	×	1 1 1 1 1 1
	10	
JB= OA		JA = 1
		Oba
OB	1.4	Oc 00000 01 11 10
Q QA00 01 11	10	0 x 1 1 x
0 1 X 0	*	
1 1 x 0	X	1 × 1 1 ×
		KA =1
KB= OA	- Marie I	





44	1 1	6 1 -		^	
*	Logic	Jares	Yeary	tox	implementation:
				-	The second secon

NO.	Title	Name of	No. of Flipflop Gates required	Ic
1.	3 bit up	tc 7476	3FF	210 7476
	counter	IC 7400	1 AND Gate	1 I C 7408
2.	3 bit pown	t.c 7474	3 FF	210 7476
	synchronous	IC 7408	IANDGate	ITC 7408
*	Conclusion -			
	and pown	counter usin	3 bit synchr g Ic - 7476 or appropriate ci	nan onlin

