

Assignment 8

Class - SE IV

Roll NO - 21430

Batch - F4

DO S - 2/12/2020

Title - Design of 2 bit and 3 bit Ripple counter using MS JK Flip-Flop.

Objective -

1. Design and implement 2 bit Asynchronous (Ripple) Up counter circuit using IC-74LS76. Draw timing diagram.
2. 2 bit Ripple down counter & timing diagram (IC 7476)
3. 3 bit Ripple up counter and timing diagram (IC 7476)
4. 3 bit Ripple down counter and timing diagram (IC 7476)

Apparatus -

Digital - Board, GP-4 patch-cords, IC-74LS76, IC 74LS32, IC 74LS04, IC 74LS08 and required Logic gates if any.

Theory -

Counter is a sequential logic device which can be used to count the number of pulses given to the circuit. Counter can be classified into two categories: one is synchronous and the other is Asynchronous (Ripple). In case of Asynchronous

Counter output of first flipflop goes to the clock of the next and so-on and input of all flip-flop is connected to Vcc from IC-74LS76.

All Set and reset pin is connected to Vcc.

Asynchronous counter is easy to begin as compared to synchronous counter. Synchronous counter is faster than Asynchronous counter. IC 74LS76 is Dual MS JK flip-flop which means in an IC there are two MS-JK flip-flop are contained.

* PIN DIAGRAM:-


\overline{CLK}	1	16	1K
\overline{PRESET}	2	15	1A
\overline{CLR}	3	14	1 \bar{A}
1T	4	13	GND
VCC	5	12	2K
\overline{CLK}	6	11	2A
\overline{PRE}	7	10	2 \bar{A}
\overline{CLR}	8	9	2T

* Procedure:-


1. Make the connections as per logic diagram of 2 bit ripple up and down counter circuit using IC-74LS76 and verify its truth table.
2. Make the connections as per logic circuit of 3-bit

Ripple up and down counter circuit using IC 74LS76 and verify its truth table.

* Design of 2bit Ripple up Counter:-



* Timing Diagram:-




* Observation Table:-


Clock Pulse	QA	QB
1	0	0
2	0	1
3	1	0
4	1	1

* Design of 2 bit Down Counter (Ripple) →

* Logic Diagram:-



* Timing Diagram:-




* Observation Table:-


clock Pulse	output	
	Q _A	Q _B
1	1	1
2	1	0
3	0	1
4	0	0

* Design of 3 bit Ripple Up-Counter:

* Logic Diagram:




* Timing Diagram:




* Observation Table :-

Input	Output		
	Q _A	Q _B	Q _C
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
6	1	0	1
7	1	1	0
8	1	1	1

* Design of 3 bit Ripple Down Counter -1



* Timing Diagram:-



* Observation Table:-


Clock Pulse	Output		
	Qa	Qb	Qc
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0

* Logic Gates/MSI Device required for Implementation


No.	Title	Name of the IC's	No. of flipflop required	IC's required
1.	2 bit Ripple Up Counter	IC 74LS76	2	1
2.	2 bit Ripple down Counter	IC 74LS76	2	1
3.	3 bit Ripple Up Counter	IC 74LS76	3	2
4.	3 bit Ripple down Counter	IC 74LS76	3	2

* Conclusion:-

We Successfully Implemented 2 bit and 3 bit ripple up and down counter on an online digital trainer kit with appropriate output.



3bit ripple down counter



2bit up ripple counter

➡

Add IC

Remove IC

Remove connection

Show datasheet


Reset circuit

Report issue

Send feedback

👤 Manish

Logout



Manish Logout

 Send feedback