

Assignment 5.

class-SE IV

Roll NO-21430

Batch-F4

DOS-5/12/2020

Title- Digital magnitude Comparator circuit

Objective-:

1. Design and implement 1 bit digital magnitude Comparator circuit using logic gates
2. Design and implement 2 bit digital magnitude comparator circuit using logic gates.

Apparatus-:

Digital Board, GP-4 Patch cords, IC 74LS85, IC 74LS32, IC 74LS08 / IC 74LS04 / IC 74LS85 and required gates if any.


Theory-

Magnitude comparator is a logic circuit, which compares two signals A and B and generates three logical outputs, whether $A > B$, $A = B$ or $A < B$. IC 7485 is a high speed 4 bit magnitude comparator which executes two 4 bit words. The $A = B$ input must be held high for proper compare operations. These 4 bit magnitude comparators perform comparison of Straight binary to BCD codes. Three fully decoded decisions about two, 4 bit words are made and are externally available at three outputs. These devices are

fully expandable to any number of bits without external gates. Words of greater words of length may be compared by connecting comparators in cascade.

The $A > B$, $A < B$ and $A = B$ outputs of a stage handling less-significant bits are connected to the corresponding inputs of next stage handling less-significant bits. The stage handling the least significant bits must have a high level voltage applied to the $A = B$ input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long word.

* PIN DIAGRAM:-



* Procedure:-

1. Make the connections as per the Logic circuits of 1 bit Digital comparator circuit and verify its truth Table.

2. Make the connections as per logic circuit of 1 bit Digital comparator circuit and verify its truth Table.

3. Make connections as per the pin Diagram of IC - 74LS85 and verify its function Table.

* Design of 1 bit digital Comparator

Input		Output		
A	B	$Y_1 = A < B$	$Y_2 = A = B$	$Y_3 = A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

* K-Map simplification

i) for $Y_1 = A < B$

	B	0	1
A	0	0	1
	1	0	0

$$\therefore Y_1 = \bar{A}B$$

ii) for $Y_2 = A = B$

	B	0	1
A	0	1	0
	1	0	1


$$\therefore Y_2 = \bar{A}\bar{B} + AB$$

iii) For $Y_3 = A > B$

A \ B	0	1
0	0	0
1	1	0

$\therefore Y_3 = A\bar{B}$

* Logic Diagram:-



* Design of 2 Bit Comparator:-

* Design Table:-

Dec Eq ^v	Input				output		
	A ₁	A ₀	B ₁	B ₀	Y ₁ = A < B	Y ₂ = A = B	Y ₃ = A > B
0	0	0	0	0	0	1	0
1	0	0	0	1	1	0	0
2	0	0	1	0	1	0	0
3	0	0	1	1	1	0	0
4	0	1	0	0	0	0	1
5	0	1	0	1	0	1	0
6	0	1	1	0	1	0	0
7	0	1	1	1	1	0	0
8	1	0	0	0	0	0	1
9	1	0	0	1	0	0	1
10	1	0	1	0	0	1	0
11	1	0	1	1	1	0	0
12	1	1	0	0	0	0	1
13	1	1	0	1	0	0	1
14	1	1	1	0	0	0	1
15	1	1	1	1	0	1	0

* k-Map Simplification:-

For Y₁ = A < B

A ₁ A ₀	B ₁ B ₀			
	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$\therefore Y_1 = \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_1 B_1 + \bar{A}_0 B_1 B_0$$

ii) for $Y_2 = A = B$ $A_1 A_0$ $B_1 B_0$

$A_1 A_0$	$B_1 B_0$ 00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1


$$Y_2 = (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

iii) for $Y_3 = A > B$ $A_1 A_0$ $B_1 B_0$

$A_1 A_0$	$B_1 B_0$ 00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$$Y_3 = A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 + A_1 \bar{B}_1$$

* Logic Diagram:-






* Logic Gates/MST device required for Implementation

		Name of IC	No. of gates required	No. of IC required
1.	1 bit comparator using logic gates	NOT	2	IC 74LS04
		AND	4	74LS08
		XOR	1	74LS86
2.	2 bit comparator using logic gates	NOT	4	74LS04
		AND	7	74LS08
		XOR	2	74LS86
		XNOR	2	74LS32

Conclusion:-

We learned to design and implement 1 bit and 2 bit comparator circuit using logic gates.



CircuitVerse

Project ▾

Circuit ▾

Tools ▾

Help

2 Bit Comparator

Ganesh Kandepalli ▾

Gates

Decoders & Plexers

Sequential Elements

Memory Elements

Test Bench

Misc

PROPERTIES

PROJECT PROPERTIES

Project : 2 Bit Comparator

Circuit : Main

Clock Time : 500 ms

Clock Enabled : ☒Lite Mode : ☐

Delete Circuit

Edit Layout

Main x

