

Assignment 13

Class - SE IV

Roll NO - 21436

Batch - FG

DOS - 14/01/2021

Title - Study of Shift register (SISO, SIPO, PISO, PIPO)

Objective :- To study shift register SISO, SIPO, PISO, PIPO.

Apparatus :-

Digital board, GP-4 patch cords, GP-4 patch cards,
IC - 74LS76, IC - 74LS08, IC - 74LS04, IC - 74LS32,
and required Logic gates.

PIN DIAGRAM -


$\overline{1CLK}$	1	16	1K
$\overline{1PRE}$	2	15	1Q
$\overline{1CLR}$	3	14	$1\bar{Q}$
1J	4	13	GND
1Vcc	5	12	2K
$\overline{2CLK}$	6	11	2Q
$\overline{2PRE}$	7	10	$2\bar{Q}$
$\overline{2CLR}$	8	9	2J

Theory -

i) SISO - Serial in serial out


1. It has a single input and single output
2. Its block diagram has 3 D Flip-Flops connected as input of next D-FF.

- iii. They are in Synchronous with each other.
- iv. In this shift register we can send the bits serially from i/p to of left most D-Flip-Flop. Hence, this i/p is called serial input. For every positive edge triggering of clock signal the data shifts from one stage to next so we can receive bits serially from output of right most D flip-flop hence, called as serial output.




* SIPO - Serial in parallel out

1. It has serial input and access to all output.
2. It has 3 D FFs which are cascaded that mean output of one DFF is connected as input of next D-FF.
3. They are in Synchronous to each other.
4. In this we can send the bits serially from i/p of left most FF. Hence i/p is called serial i/p.
5. In this we can access the o/p's of each DFF in parallel so we will get parallel o/p's.




3) PISO - Parallel in serial out.

1. It has 3 D FF's cascaded.
2. We can apply parallel input to each D FlipFlop by making present & enable to 1.
3. For every positive edge triggering of clock signal the data shifts from one stage to next. So we will get serial output from right most D Flip-Flop.



4. PIPO - Parallel in parallel out.

1. All i/p's are loaded simultaneously and are available at the o/p simultaneously.
2. It has simplest configuration and represents a memory device.



Conclusion -;

Concept of shift registers : SISO, SIPO, PISO, PISO, has been studied.