Classmate

Date Page

Assignment 13

Class-SEIV

ROII NO-21436

Batch-F4

DOS - 14/01/2021

Title - Study of Shift register (SISO, SIPO, PISO, PIPO)

Objective: To study shif' register SISO, SIPO, PISO, PIPO

Apparatus:

Digital board, GP-4 patch cords, GP-4 patch cords, ± c-74LS 16, tc-74LSO8, tc-14LSO4, tc-74LS 32, and required Logic gates.

PIN DIAGRAM -

TELK	16	Ik
IPRE	2 15	10
ICLR	3 IC 14	16
17	4 7412576, 13	6ND . 011
	50 BUAL MS	2 k 200
- IVec	6 MEFFE	20
2 alk	7	20
2PRE)	4	25
2CLR	3	allare vanil
	and the second s	

Theony -

) STBO - serial in serial out

- 1. It has a single input and single output
- 2. It's block diagram has 3 D Flip-Flops connected or input of next D- FF.

In They are in Synchronous with each other

In this shift register we can send the Bits

Senally from i/p to of left most D. flip-flop

In the Bits

In this shift register we can send input for every

Hence, this i/p is couled senial input for every


Positive edge triggering of clock signal the data

Shifts from one stage to next so we can

receive bits senally from output of right most

Tecceive bits senally from output.

D flip-flop hence, called as senial output.



* SIRO - Serial in paralled out

1. It has serial input and access to all output

2. It has 3D FFS which are cascaded that mean output of one DFF is connected as input of next D-FF.

8. They are in synchronous to each other.
4. In this we can send the bits serially from it of left most ff. Hence i/p is called serial i/p 5. In this we can access the opport each piff in parallel 50 we will get parallel o/p 5.

