

Assignment 9

Class- SE IV

Roll NO- 21430

Batch- F4

DOS- 14/01/2021

Title- Design of 3 bit Synchronous Counter (Up/down)

Objective:-

1. Design and implement 3 bit Synchronous up Counter using IC 74LS75.
2. Design and implement 3 bit Synchronous Down Counter using IC 74LS75.

Apparatus:-

Digital board, GP-4 patch cords, IC-74LS75, IC-74LS32, IC-74LS04 / IC-74LS08 and required logic gates.


Theory:-

1. The ripple counters have the advantages of simplicity (only flip-flops are required) but their speed is low because of ripple action.
2. The maximum time is required when the output changes from 111 ... 1 to 000 ... 0 and this limits the frequency of operations of ripple counters.
3. The speed of operation improves significantly if the flip-flops are clocked simultaneously.
4. The resulting circuit is known as Synchronous Counter.
5. Common Clock input is connected to all flip-flops, hence each FF is triggered at the same time such

Counters are known as Synchronous Counters.

1. Synchronous Up Counter.
2. Synchronous DOWN Counter.
3. Synchronous Up-DOWN Counter.

* PIN DIAGRAM:-



* Procedure:-

1. Make connections as per logic circuit of 3-bit Synchronous up counter using IC - 74LS76 and verify its truth table.
2. Make connections as per logic circuit of 3 bit Synchronous DOWN counter using IC - 74LS76 and verify its truth table.

* Synchronous 3 bit up Counter-

for 3 bit counter, we need 3 flip-flops

Truth Table:-

Present State			Next State			Flip-flop Inputs					
Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	x	0	x	1	x
0	0	1	0	1	0	0	x	1	x	x	1
0	1	0	0	1	1	0	x	x	0	1	x
0	1	1	1	0	0	1	x	x	1	x	1
1	0	0	1	0	1	x	0	0	x	1	x
1	0	1	1	1	0	x	1	1	x	x	1
1	1	0	1	1	1	x	x	x	0	1	x
1	1	1	0	0	0	x	x	x	1	x	1

* K-map Simplification -

$Q_C \backslash Q_B Q_A$	00	01	11	10
0	0	0	1	0
1	x	x	x	x

$$J_C = Q_B \cdot Q_A$$

$Q_C \backslash Q_B Q_A$	00	01	11	10
0	x	x	1	0
1	x	x	1	0

$$K_B = Q_A$$

$Q_C \backslash Q_B Q_A$	00	01	11	10
0	x	x	x	x
1	x	x	1	0

$$K_C = Q_B \cdot Q_A$$

$Q_C \backslash Q_B Q_A$	00	01	11	10
0	1	x	x	1
1	1	x	x	1

$$J_A = 1$$


$Q_C \backslash Q_B Q_A$	00	01	11	10
0	0	1	x	x
1	0	1	x	x

$$J_B = Q_A$$


$Q_C \backslash Q_B Q_A$	00	01	11	10
0	x	1	1	x
1	x	1	1	x

$$K_A = 1$$

* Logic Diagram:-



* State Diagram



* Synchronous 3 bit DOWN Counter:-

For 2-bit counter, we need 3 flip flops.

Truth Table:-

Present state			Next State			Flipflop Inputs					
Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	1	1	1	1	x	1	x	1	x
1	1	1	1	1	0	x	0	x	0	x	1
1	1	0	1	0	1	x	0	x	1	1	x
1	0	1	1	0	0	x	0	0	x	x	1
1	0	0	0	1	1	x	1	1	x	1	x
0	1	1	0	1	0	0	x	x	0	x	1
0	1	0	0	0	1	0	x	x	1	1	x
0	0	1	0	0	0	0	x	0	x	x	1

* K-Map Simplification:-

$Q_C \backslash Q_A$	00	01	11	10
0	1	0	0	0
1	x	x	x	x

$$J_C = \overline{Q_B} \cdot \overline{Q_A}$$

$Q_C \backslash Q_A$	00	01	11	10
0	x	x	x	x
1	1	0	0	0

$$K_C = \overline{Q_B} \cdot \overline{Q_A}$$

$Q_C \backslash Q_A$	00	01	11	10
0	1	0	x	x
1	1	0	x	x

$$J_B = \overline{Q_A}$$

$Q_C \backslash Q_A$	00	01	11	10
0	1	x	x	1
1	1	x	x	1

$$J_A = 1$$


$Q_C \backslash Q_A$	00	01	11	10
0	1	x	0	x
1	1	x	0	x

$$K_B = \overline{Q_A}$$


$Q_C \backslash Q_A$	00	01	11	10
0	x	1	1	x
1	x	1	1	x

$$K_A = 1$$

* Logic Diagram:



* State Diagram




* Logic Gates required for Implementation:

NO.	Title.	Name of IC	No. of FlipFlop Gates required	IC required
1.	3 bit up Synchronous counter	IC 7476 IC 7400	3 FF 1 AND Gate	2 IC 7476 1 IC 7408
2.	3 bit DOWN Synchronous counter	IC 7475 IC 7408	3 FF 1 AND Gate	2 IC 7476 1 IC 7408

* Conclusion -

Successfully implemented 3 bit Synchronous up and DOWN counter using IC - 7476 on an online digital trainer kit with appropriate circuit & output.

3bit synchronous down counter



3bit synchronous up counter

