

2-STAGE GM-BOOSTED TELESCOPIC CASCODE OP-AMP DESIGN

Hariharan Nagarajan and Ganesh Vhatkar

ABSTRACT:

A 2-Stage Telescopic Cascode followed by Common Source (CS) Op-Amp with Gm-Booster is designed for an Open-Loop DC Gain of 94 dB for a relative gain error of 0.01% with Open-Loop -3dB BW of 5.862 KHz and Open-Loop-UGB of 293.15MHz for a settling time of 25ns (5 ns margin from 30 ns). 54 degree PM is achieved by Miller Compensation with $C_m=0.7\text{pF}$ and $R_m=2.2\text{Kohm}$. The Closed-Loop system consists of 1pF and 0.2pF Capacitor feedback network for a β of 0.2. The Closed-Loop gain of 5 V/V, -3dB BW of 58.63MHz and HD3 of ≤ -50 dB is achieved with a single-ended load capacitor of 2pF in IBM 120nm LV CMOS Process.

DESIGN INTRODUCTION:

OPERATIONAL AMPLIFIER:

Operational amplifiers (op amps) are an integral part of many analog and mixed-signal systems. Op amps with vastly different levels of complexity are used to realize functions ranging from dc bias generation to high-speed amplification or filtering. The design of op amps continues to pose a challenge as the supply voltage and transistor channel lengths scale down with each generation of CMOS technologies. We loosely define an op amp as a “high-gain differential amplifier.” By “high,” we mean a value that is adequate for the application, typically in the range of 10 to 10,000. Since op amps are usually employed to implement a feedback system, their open-loop gain is chosen according to the precision required of the closed-loop circuit.

Up to three decades ago, most op amps were designed to serve as “general-purpose” building blocks, satisfying the requirements of many different applications. Such efforts sought to create an “ideal” op amp, e.g., with a very high voltage gain (several hundred thousand), high input impedance, and low output impedance, but at the cost of many other aspects of the performance, e.g., speed, output voltage swings, and power dissipation.

By contrast, today’s op amp design proceeds with the recognition that the trade-offs between the parameters eventually require a multi-dimensional compromise in the overall implementation, making it necessary to know the adequate value that must be achieved for each parameter. For example, if the speed is critical while the gain error is not, a topology is chosen that favours the former, possibly sacrificing the latter.

GAIN

The open-loop gain of an op amp determines the precision of the feedback system employing the op amp. As mentioned before, the required gain may vary by four orders of magnitude according to the application. Trading with such parameters as speed and output voltage swings, the

minimum required gain must therefore be known. Sometimes, a high open-loop gain may also be necessary to suppress nonlinearity.

$$A_{CL} = \frac{1}{\beta} \left\{ 1 - \frac{1}{A\beta} \right\}$$

For $\frac{1}{\beta} = 5$, the relative gain error is $\frac{1}{A\beta} = \frac{0.01}{100} = 10^{-4}$ Therefore $A = 5 * 10^4 = 94 \text{ dB}$ and Loop Gain of $A\beta = 10^4 = 80\text{dB}$

SMALL-SIGNAL BANDWIDTH

The high-frequency behavior of op amps plays a critical role in many applications. For example, as the frequency of operation increases, the open-loop gain begins to drop, creating larger errors in the feedback system. The small-signal bandwidth is usually defined as the “unitygain” frequency, f_u , which can reach several gigahertz in today’s CMOS op amps. The 3-dB frequency, $f_{3\text{-dB}}$, may also be specified to allow easier prediction of the closed-loop frequency response.

$$A_{CL} = \frac{\frac{A_0}{1 + A_0\beta}}{1 + \frac{s}{(1 + A_0\beta) * P_1}}$$

For settling time of 25ns (5 ns margin from 30 ns), The Unit Step Response gives

$$\text{Open Loop} - 3\text{dB BW } P_{1,CL} = (1 + A_0\beta) * P_1 = \frac{\ln(10^4)}{25\text{ns}} = 58.63 \text{ MHz}$$

$$\text{Open Loop} - 3\text{dB BW } P_1 = 5.863 \text{ KHz}$$

$$\text{Open Loop UGB} = A_0 P_1 = 293.14 \text{ MHz}$$

LINEARITY

Open-loop op amps suffer from substantial nonlinearity. The input pair M1–M2 exhibits a nonlinear relationship between its differential drain current and its input voltage. The issue of nonlinearity is tackled by two approaches: using fully differential implementations to suppress even-order harmonics and allowing sufficient open-loop gain for the closed-loop feedback system to achieve adequate linearity. It is interesting to note that in many feedback circuits, the linearity requirement, rather than the gain error requirement, governs the choice of the open-loop gain.

GM-BOOSTING AUXILIARY AMPLIFIER

The limited gain of the one-stage op amps and the difficulties in using two-stage op-amps at high speeds have motivated extensive work on new topologies. In one-stage op amps, such as telescopic and folded-cascode topologies, the objective is to maximize the output impedance so as to attain a high voltage gain. The idea behind gain boosting is to further increase the output impedance without adding more cascode devices. We neglect body effect for simplicity, but it can be readily included at the end.




Fig.1a

We deal with the implementation of the auxiliary amplifier in the regulated cascode and extend the gain-boosting technique to op amps. The simplest realization of A1 is a common-source stage, as shown in Fig.1a. If I_1 is ideal, then $|A_1| = g_{m3}r_{O3}$, yielding $|V_{out}/V_{in}| \approx g_{m1}r_{O1}g_{m2}r_{O2}(g_{m3}r_{O3}+1)$, as in a triple cascode. However, this topology limits the output voltage swing because the minimum voltage at node P is dictated by V_{GS3} rather than the overdrive of $M1$. We note that V_{out} must remain above $V_{GS3} + (V_{GS2} - V_{T_{H2}})$ here




Fig. 1b.

To avoid this headroom limitation, we consider a PMOS common-source stage for A1. The analysis implies that we must insert one more stage in the feedback loop so as to reach compatible bias levels between consecutive stages. Let us interpose an NMOS common-gate stage between $M3$ and the gate of $M2$. The reader recognizes the resulting A1 topology as a folded cascode, but we also observe that $M4$ provides an upward level shift from its source to its drain, allowing V_G to be higher than the drain voltage of $M3$.

TELESCOPIC CASCODE (FIRST-STAGE)




Fig. 2

Gain of Telescopic cascode amplifier is given as;

$$\frac{gm1}{\frac{gds1 * gds7}{gm7} + \frac{gds5 * gds3}{gm5}}$$

Output swing Limitations;

$$V_{Dsat8} + V_{Dsat2} + V_{Tail} \leq V_{out} \leq V_{DD} - V_{Dsat4} - V_{Dsat6}$$

Input CM swing limitations;

$$V_{GS1} + V_{Tail} \leq V_{CM} \leq V_{G7} - V_{GS7} - V_{th1}$$

TWO STAGE OPAMP

The op amps studied thus far exhibit a “one-stage” nature in that they allow the small-signal current produced by the input pair to flow directly through the output impedance, i.e., they perform voltage-to-current conversion only once. The gain of these topologies is therefore limited to the product of the input pair transconductance and the output impedance. We have also observed that cascoding in such circuits increases the gain while limiting the output swings.

In some applications, the gain and/or the output swings provided by cascode op amps are not adequate. For example, a modern op amp must operate with supply voltages as low as 0.9 V while delivering single ended output swings as large as 0.8 V. In such cases, we resort to “two-stage” op amps, with the first stage providing a high gain and the second, large swings. In contrast to cascode op amps, a two-stage configuration isolates the gain and swing requirements.

Each stage can incorporate various amplifier topologies studied in previous sections. To obtain a higher gain, the first stage can incorporate cascode devices, but the second stage is typically configured as a simple common-source stage so as, to allow maximum output swings.

The overall voltage gains of Fig.2 can be expressed as,

$$\frac{gm1}{\frac{gds1*gds7}{gm7} + \frac{gds5*gds3}{gm5}} * \frac{gm11,12}{gds11,12 + gds13,14}$$

COMMON-MODE FEEDBACK AMPLIFIER

In high-gain amplifiers, the output CM level is sensitive to device properties and mismatches and it cannot be stabilized by means of *differential* feedback. Thus, a common-mode feedback network must be added to sense the CM level of the two outputs and adjust one of the bias currents in the amplifier. Here, we divide the task of CMFB into three operations: sensing the output CM level, comparison with a reference, and returning the error to the amplifier’s bias network. Figure 3 conceptually illustrates the idea.




Fig. 3

CMFB LOOP CURRENT GAIN

$$g_{mc1} \left[\frac{V_{op} + V_{om}}{2} - v_{ocm} \right] = \frac{g_{mc1}}{2} [V_{op} - v_{ocm}] + \frac{g_{mc1}}{2} [V_{on} - v_{ocm}]$$

COMMON-MODE SENSING

In order to sense the output CM level, we recall that $V_{out, CM} = (V_{out1} + V_{out2})/2$, where V_{out1} and V_{out2} are the single-ended outputs. It therefore seems plausible to employ a resistive divider as shown in figure 4 below, generating $V_{out, CM} = (R_1 V_{out2} + R_2 V_{out1})/(R_1 + R_2)$, which reduces to $(V_{out1} + V_{out2})/2$ if $R_1 = R_2$. The difficulty, however, is that R_1 and R_2 must be much greater than the output impedance of the op-amp so as to avoid lowering the open-loop gain.




Fig.4

To eliminate the resistive loading, we can interpose source followers between each output and its corresponding resistor. This technique shown in figure below, produces a CM level that is in fact lower than the output CM level by $V_{GS7,8}$, but this shift can be taken into account in the comparison operation. Note that R_1 and R_2 or I_1 and I_2 must be large enough to ensure that M_7 or M_8 is not “starved” when a large differential swing appears at the output. As conceptually depicted in Fig. 5, if, say, V_{out2} is quite higher than V_{out1} , then I_1 must sink both $I_X \approx (V_{out2} - V_{out1})/(R_1 + R_2)$ and I_{D7} . Consequently, if $R_1 + R_2$ or I_1 is not sufficiently large, I_{D7} drops to zero and $V_{out, CM}$ no longer represents the true output CM level.




Fig. 5

CM FEEDBACK TECHNIQUES

We employ a simple amplifier to detect the difference between V_{out} , CM and a reference voltage, V_{REF} , applying the result to the NMOS current sources with negative feedback. If both V_{out1} and V_{out2} rise, so does V_E , thereby increasing the drain currents of $M3$ – $M4$ and lowering the output CM level. In other words, if the loop gain is large, the feedback network forces the CM level of V_{out1} and V_{out2} to approach V_{REF} . Note that the feedback can be applied to the PMOS current sources as well. Also, the feedback may control only a fraction of the current to allow optimization of the settling behavior. For example, each of $M3$ and $M4$ can be decomposed into two parallel devices, one biased at a constant current and the other driven by the error amplifier.




Fig.6

CMFB IN TWO-STAGE OP AMPS

Offering nearly rail-to-rail output swings, two-stage op amps find wider application than other topologies in today's designs. However, such op amps require more complex common-mode feedback. To understand the issues, we consider three different CMFB methods in the context of the simple circuit shown below.




Fig.7

First, suppose the CM level of V_{out1} and V_{out2} is sensed and the result is used to control only V_{b2} ; i.e., the second stage incorporates $CMFB$, but not the first stage. In this case, no mechanism exists that controls the CM level at X and Y . For example, if I_{SS} happens to be less than the sum of the currents that $M3$ and $M4$ wish to draw, then V_X and V_Y rise, driving these transistors into the triode region so that $I_{D3} + I_{D4}$ eventually becomes equal to I_{SS} . This effect also reduces $|V_{GS5,6}|$,

establishing in $M5-M8$ a current that maybe well below the nominal value. This CMFB method is therefore not desired.




Fig.8

Second, we still sense the CM level V_{out1} and V_{out2} but return the result to the first stage, e.g., to I_{SS} . Suppose, for example, that V_{out1} and V_{out2} begin too high. Then, the error amplifier, A_e , reduces I_{SS} , allowing V_X and V_Y to rise, $|I_{D5}|$ and $|I_{D6}|$ to fall, and V_{out1} and V_{out2} to go down. It is interesting to note that here $M5$ and $M6$ in fact sense the CM level at X and Y , helping the global loop control both stages' CM level. (If $M3$ and $M4$ had a tail current, as in a regular differential pair, this property would vanish and the CMFB loop would fail.)

If the first stage incorporates a telescopic cascode to achieve a high gain, then the CMFB loops can be realized as shown in Fig. 9. While not precise, the CM sensing of X and Y avoids loading the high impedances at these nodes, thereby maintaining a high voltage gain.






Fig.9




Parameter	Specs	SCM
Input Supply	1.8 V	1.8 V
Max Current	Min	
Closed Loop Gain	5	5
β	$1/5=0.2$	0.2 (with Cpara, $\beta=0.133$)
Open Loop A0	50,000=94 dB	100 dB
Loop Gain A0 β	6,665=76.5 dB	79.2 dB
Relative Gain Error	0.01 %	0.01%
Settling Time	30 nS	26.6 nS
HD3	≤ -50 dB	-56 dB
Closed Loop -3dB BW	58.63 MHz	
Open Loop A -3dB BW	5.863 KHz	
Open Loop A UGB	293.15 MHz	674 MHz
CMRR @ DC		310 dB
Loop Gain A0 β PM		54 degree
Loop Gain A0 β GM		---

SCHEMATICS WITH ANNOTATED DC VOLTAGES


TELESCOPIC CASCODE AMPLIFIER (FIRST STAGE)




SECOND STAGE AMPLIFIER with $C_m=0.7\text{pF}$ and $R_m=2.2\text{Kohm}$ Miller Compensation




NMOS G_m -BOOSTING AMPLIFIER



PMOS Gm-BOOSTING AMPLIFIER




COMMON-MODE FEEDBACK AMPLIFIER




SIMULATION RESULTS


OPEN-LOOP GAIN




LOOP-GAIN




CLOSED-LOOP GAIN




COMMON-MODE to DIFFERENTIAL-MODE REJECTION RATIO




TRANSIENT SIMULATION



SETTLING TIME



HARMONIC DISTORTION



REFERENCE

1. MOSFET Sizing : Q3 of Assignment5 from IITM
http://www.ee.iitm.ac.in/vlsi/media/courses/ee5320_2015/assignment05.pdf
2. AIC Design from IITM
<http://nptel.ac.in/courses/117106030/>
3. AIC Design from IITM
http://www.ee.iitm.ac.in/videolectures/doku.php?id=ee5320_2015:start
4. Analysis and Design of Analog Integrated Circuits, by Paul R. Gray (Author), Paul J. Hurst (Author), Stephen H. Lewis (Author), Robert G. Meyer (Author)
5. Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill