

README License

BOOLEAN_FUNCTION_MINIMIZATION

AIM:

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1 = A'B'C'D' + AC'D' + B'CD' + A'BCD + BC'D

Q

F2=xy'z+x'y'z+w'xy+wx'y+wxy

Equipment Required:

Hardware – PCs, Cyclone II, USB flasher

Software - Quartus prime

Theory

Logic Diagram

Procedure

- 1. Type the program in Quartus software.
- 2. Compile and run the program.
- 3. Generate the RTL schematic and save the logic diagram.
- 4. Create nodes for inputs and outputs to generate the timing diagram.
- 5. For different input combinations generate the timing diagram.

Program:


/* Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: GANESH PRABHU J RegisterNumber: 212223220023


```
module booleanfunction_top(a,b,c,d,w,x,y,z,f1,f2);
input a,b,c,d,w,x,y,z;
output f1,f2;
wire adash,bdash,cdash,ddash,ydash,p,q,r,s,t,u;
not(adash,a);
not(bdash,b);
not(cdash,c);
not(ddash,d);
not(ydash,y);
and(p,bdash,ddash);
and(q,adash,b,d);
and(r,a,b,cdash);
or(f1,p,q,r);
```

//type code for f2 as like f1 endmodule

RTL realization



Output:



RTL

Α	В	C	D	E	F	G	Н	1	J
4	В	С	D	A'B'C'D'	AC'D'	B'CD'	A'BCD	BC'D	F1
0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	1
0	0	1	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	1	1
0	1	1	0	0	0	0	0	0	0
0	1	1	1	0	0	0	1	0	1
1	0	0	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	0	0

1	0	1	0	0	0	1	0	0	1
1	0	1	1	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0	1
1	1	0	1	0	0	0	0	1	1
1	1	1	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0

Timing Diagram

Result:

Thus the given logic functions are implemented using and their operations are verified using Verilog programming.

Releases

No releases published

Packages

No packages published

Languages

VHDL 51.8%
 Verilog 19.1%
 Stata 13.6%
 HTML 13.1%
 Standard ML 2.4%

5 of 5