

README License

FULL_ADDER_SUBTRACTOR

Implementation-of-Full-Adder-and-Full-subtractor-circuit

AIM:

To design a Full Adder and Full Subtractor circuit and verify its truth table in Quartus using Verilog programming.

Equipments Required:

Hardware – PCs, Cyclone II, USB flasher

Software - Quartus prime

Full Adder and Full Subtractor

Full Adder

Full adder is a digital circuit used to calculate the sum of three binary bits. It consists of three inputs and two outputs. Two of the input variables, denoted by A and B, represent the two significant bits to be added. The third input, Cin, represents the carry from the previous lower significant position. Two outputs are necessary because the arithmetic sum of three binary digits ranges in value from 0 to 3, and binary 2 or 3 needs two digits. The two outputs are sum and carry.

Sum = A'B'Cin + A'BCin' + ABCin + AB'Cin' = A
$$\oplus$$
 B \oplus Cin

$$Carry = AB + ACin + BCin$$





Figure -1 FULL ADDER

Full Subtractor

A full subtractor is a combinational circuit that performs subtraction involving three bits, namely minuend, subtrahend, and borrow-in. It accepts three inputs: minuend, subtrahend and a borrow bit and it produces two outputs: difference and borrow.



 $Diff = A \oplus B \oplus Bin$

Borrow out = A'Bin + A'B + BBin

Truthtable

Procedure


Write the detailed procedure here


Program:

/* Program to design a half subtractor and full subtractor circuit and verify its truth table in quartus using Verilog programming. Developed by: GANESH PRABHU J RegisterNumber: 212223220023

```
Q
FULL ADD:
module fulladd_top(a,b,cin,sum,carry);
input a,b,cin;
output sum, carry;
wire w1,w2,w3,w4;
xor(w1,a,b);
xor(sum,w1,cin);
and(w2,a,b);
and(w3,b,cin);
and(w4,cin,a);
or(carry,w2,w3,w4);
endmodule
                                                                                          Q
FULL SUB:
module fullsub_top(a,b,Bin,BO,DIFF);
input a,b,Bin;
output BO, DIFF;
assign DIFF = a ^ b ^ Bin;
  assign BO = (a \& b) | ((a ^ b) \& Bin);
endmodule
```

RTL Schematic





Result:

Thus the Full Adder and Full Subtractor circuits are designed and the truth tables is verified using Quartus software.

Releases	
No releases published	
Packages	
No packages published	
Languages	
 VHDL 52.9% Stata 17.0% HTML 16.3% Verilog 12.3% Standard ML 1.5% 	

6 of 6