

README License

HALF_ADDER_SUBTRACTOR

Implementation-of-Half-Adder-and-Half Subtractor-circuit

AIM:

To design a half adder and half subtractor circuit and verify its truth table in Quartus using Verilog programming.

Equipments Required:

Hardware - PCs, Cyclone II, USB flasher

Software – Quartus prime Theory Adders are digital circuits that carry out the addition of numbers.

Half Adder

Half adder is a combinational circuit that performs simple addition of two binary numbers. The input variables designate the augend and addend bits; the output variables produce the sum and carry. It is necessary to specify two output variables because the result may consist of two binary digits.

Sum = $A'B+AB' = A \oplus B Carry = AB$





Figure -01 HALF ADDER

Half Subtractor

The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, X (minuend) and Y (subtrahend) and two outputs D (difference) and B (borrow). To perform x - y, we have to check the relative magnitudes of x and y. If x = 0, y, we have three possibilities: 0 - 0 = 0, 1 - 0 = 1, and 1 - 1 = 0. The result is called the difference bit. If x < y, we have 0 - 1, and it is necessary to borrow a 1 from the next higher stage. The I borrowed from the next higher stage adds 2 to the minuend bit, just as in the decimal system a borrow adds 10 to a minuend digit. With the minuend equal to 2, the difference becomes 2 - 1 = 1. The half-subtractor needs two outputs. One output generates the difference and will be designated by the symbol D. The second output, designated B for borrow, generates the binary signal that informs the next stage that a I has been borrowed.

Diff = $A'B+AB'=A \oplus B Borrow = A'B$



Q




Figure -02 HALF Subtractor

Truthtable

Procedure

- 1. Type the program in Quartus software.
- 2. Compile and run the program.
- 3. Generate the RTL schematic and save the logic diagram.
- 4. Create nodes for inputs and outputs to generate the timing diagram.
- 5. For different input combinations generate the timing diagram.


Program:


```
module HALF_ADDSUB(a,b,sum,carry,D,Bo);
input a,b;
output sum,carry,D,Bo;
//HALF ADDER
xor(sum,a,b);
and(carry,a,b);

//HALF SUBTRACTOR
wire abar;
not(abar,a);
xor(D,a,b);
and(Bo,abar,b);
endmodule
```

Developed by: GANESH PRABHU J RegisterNumber: 212223220023

RTL Schematic





Thus Implementation-of-Half-Adder-and-Half Subtractor-circuit is running successfully

Releases

No releases published

Packages

No packages published

Languages

VHDL 48.1%
 Verilog 17.8%
 Stata 16.7%
 HTML 16.0%
 Standard ML 1.4%