



If we enable each J-K flip-flop to toggle based on whether or not all preceding flip-flop outputs (Q) are "high," we can obtain the same counting sequence as the asynchronous circuit without the ripple effect, since each flip-flop in this circuit will be clocked at exactly the same time:



A four-bit synchronous "up" counter



Each flip-flop in this circuit will be clocked at exactly the same time. The result is a four-bit synchronous "up" counter. Each of the higher-order flip-flops are made ready to toggle (both J and K inputs "high") if the Q outputs of all previous flip-flops are "high." Otherwise, the J and K inputs for that flip-flop will both be "low," placing it into the "latch" mode where it will maintain its present output state at the next clock pulse. Since the first (LSB) flip-flop needs to toggle at every clock pulse, its J and K inputs are connected to Vcc or Vdd, where they will be "high" all the time. The next flip-flop need only "recognize" that the first flip-flop's Q output is high to be made ready to toggle, so no AND gate is needed. However, the remaining flip-flops should be made ready to toggle only when all lower-order output bits are "high," thus the need for AND gates.

#### Procedure

1.Initialize the shift register to a known state (e.g., all zeros).

2.Input a bit serially into the shift register.


- 3. Shift the contents of the register one position to the right (or left).
- 4.Output the shifted bit from the last stage of the register.
- 5. Repeat steps 2-4 for each bit you want to input and shift.

### **PROGRAM**

```
module ex11(out,clk,rstn);
input clk,rstn;
output reg [3:0]out;
always @ (posedge clk)
begin
   if(!rstn)
   out<=0;
   else
   out <= out+1;
end
endmodule</pre>
```

Developed by: GANESH PRABHU J RegisterNumber: 212223220023 \*/

### RTL LOGIC UP COUNTER



### TIMING DIAGRAM FOR IP COUNTER



**TRUTH TABLE** 

CLK	CLR	LD	EN	Q3	Q2	Q1	Q0
0	0	0	0	X	X	X	X
0	0	0	1	X	X	X	Χ
0	0	1	0	X	X	X	X
0	0	1	1	X	X	X	X
0	1	X	X	0	0	0	0
1	X	X	X	Q3	Q2	Q1	QO

## **RESULTS**

Hence a 4 bit synchronous up counter is implemented correctly

### Releases

No releases published

# **Packages**

No packages published

# Languages

VHDL 47.6%
 Stata 20.5%
 HTML 20.4%
 Verilog 9.7%
 Standard ML 1.8%