# REAL TIME CLOCK Mini-Project

Name: Ganesh Prasad B K Date: 22 Aug 2020

ID Number: ganeshp@sionsemi.com

### Block Diagram:




Figure 1 Seven Segment Display of Real Time Digital Clock

The basic counter is count the hours, minutes and seconds and set as 00:00:00 when it will reach 23:59:59.




Figure 2 Block diagram of Real Rime Digital Clock

### Note:

To open the Xilinx project directly, double click & open Real\_Time\_Clock.xpr

Path: ~\Xilinx\_implementation\Real\_Time\_Clock\Real\_Time\_Clock.xpr

# Real Time Clock

## **Introduction:**


Real Time Clock (RTC) is an important device for good relation with world. The first application is to display the real time on 24h basis and it can be easily converted to accommodate a 12h clock as well. The RTC can display in hours, minutes and seconds. This design is more involved in the traffic controller design. The display system needs to be populated with all the six, seven-segment LEDs for the real time clock applications.


The main applications of RTC are


- ➤ Real Time Display
- > Stop Watch
- > Industrial timer
- > Photographic timer
- ➤ Medical Application using three alarm setting

## **Design Process of RTC:**

The basic digital clock contained hours, minutes and seconds. Each one has MSB and LSB.







The above seven segments are illustrated the "00-00-00" values of hours, HRM (hours of MSB value) and HRL (Hours of LSB value). Next will declared minutes as MIN\_M and MIN\_L. The seconds are declared as SEC\_M and SEC\_L.

The basic digital block contain two designs,

- Counter
- Seven Segmentation

These are the main building blocks of digital clock. Counter will count the number in decimal as 23:59:59. This is the 24h clock operation and it can easily convert to accommodate a 12h clock.

```
Real Time Digital clock.v->Top Module
    `timescale 1ns / 1ps
    3
    // Company:
    // Engineer:
4
5
    //
    // Create Date: 21.08.2020 10:15:59
7
    // Design Name:
    // Module Name: Real Time_Digital_Clock
9
    // Project Name:
10
   // Target Devices:
11
   // Tool Versions:
12
   // Description:
13
    //
14
    // Dependencies:
15
16
    // Revision:
17
    // Revision 0.01 - File Created
18
    // Additional Comments:
19
    //
20
    21
22
23
    module Real Time Digital Clock(
24
        output [6:0] HRM,
25
        output [6:0] HRL,
26
        output [6:0] MIN M,
27
        output [6:0] MIN L,
28
        output [6:0] SEC M,
29
        output [6:0] SEC L,
30
        input CLK,
31
        input RST,
32
        input format ctrl
33
        );
34
35
    wire [3:0] hrM, hrL, minM, minL, secM, secL;
36
37
    wire [7:0]format;
38
39
    wire ovhrM, ovhrL, ovminM, ovminL, ovsecM, ovsecL;
40
41
    //format ctrl=1:24-hr format clock
42
    //format ctrl=0:12-hr format clock
43
    assign format = format ctrl? 8'b0011 0100 : 8'b0010 0011;
44
45
    //clock counting mechanism
46
   bcd counter hourM cntr(.count(hrM), .ov(ovhrM), .clk(ovhrL), .mode(format[7:4]),
    .rset(RST));
47
    bcd counter hourL cntr(.count(hrL), .ov(ovhrL), .clk(ovminM), .mode(format[3:0]),
    .rset(RST));
   bcd counter minuteM cntr(.count(minM), .ov(ovminM), .clk(ovminL), .mode(4'd6),
48
    .rset(RST));
49
   bcd counter minuteL cntr(.count(minL), .ov(ovminL), .clk(ovsecM), .mode(4'd10),
    .rset(RST));
50
    bcd counter secondM cntr(.count(secM), .ov(ovsecM), .clk(ovsecL), .mode(4'd6),
    .rset(RST));
51
    bcd counter secondL cntr(.count(secL), .ov(ovsecL), .clk(CLK), .mode(4'd10), .rset(RST));
52
53
    //connecting clock counting mechanism to &-segment display
    bcd to 7segment disp hourM(.out(HRM), .in(hrM));
    bcd to 7segment disp hourL(.out(HRL), .in(hrL));
55
    bcd_to_7segment_disp minuteM(.out(MIN_M), .in(minM));
56
57
    bcd to 7segment disp minuteL(.out(MIN L), .in(minL));
58
    bcd to 7segment disp secondM(.out(SEC M), .in(secM));
59
    bcd to 7segment disp secondL(.out(SEC L), .in(secL));
60
61
    initial
```

```
//to dispaly time in transcript window in HH:MM:SS format $monitor("%d%d: %d%d",hrM, hrL, minM, minL, secM, secL);

endmodule
```

```
bcd counter
     `timescale 1ns / 1ps
1
    2
3
    // Company:
4
    // Engineer:
5
    //
    // Create Date: 21.08.2020 10:15:59
7
    // Design Name:
    // Module Name: bcd_counter
8
9
    // Project Name:
10
    // Target Devices:
11
    // Tool Versions:
12
    // Description:
13
    //
14
    // Dependencies:
15
    //
16
    // Revision:
17
    // Revision 0.01 - File Created
18
    // Additional Comments:
19
    //
20
    21
22
23
    module bcd counter (
        output [3:0] count,
24
25
        output ov,
26
        input [3:0] mode,
27
        input clk,
28
        input rset
29
        );
30
31
    reg [3:0] count temp = 4'd0;
32
    reg ov_temp = 0;
33
34
    assign count = count temp;
    assign ov = ov_temp;
35
36
37
    always@(posedge clk)
38
    begin
39
        if(rset)
40
        begin
41
            count temp <= 4'd0;</pre>
42
            ov temp \leftarrow 0;
43
        end
44
        else
45
        begin
46
            case (mode)
47
            4'd2:begin
                            //mod-2 counter
48
                if(count temp < 'd1 )</pre>
49
                begin
50
                    count_temp <= count_temp + 4'd1;</pre>
51
                    ov temp \leftarrow 0;
52
                end
53
                else
54
                begin
55
                    count temp <= 4'd0;</pre>
                    ov temp \leq 1;
57
                end
58
            end
            4'd3:begin
59
                            //mod-3 counter
60
                if(count temp < 'd2 )</pre>
61
                begin
62
                    count temp <= count temp + 4'd1;</pre>
63
                    ov temp \leftarrow 0;
64
                end
65
                else
66
                begin
```


```
67
                         count temp <= 4'd0;</pre>
 68
                         ov temp \leq 1;
 69
                     end
 70
                end
 71
                4'd4:begin
                                  //mod-4 counter
 72
                     if(count temp < 'd3)</pre>
 73
                     begin
 74
                         count temp <= count temp + 4'd1;</pre>
 75
                         ov temp \leftarrow 0;
 76
                     end
 77
                     else
                     begin
 78
 79
                         count temp <= 4'd0;</pre>
 80
                         ov_temp <= 1;
 81
                     end
 82
                end
 83
                4'd6:begin
                                  //mod-6 counter
 84
                     if(count_temp < 'd5)</pre>
 85
                     begin
 86
                         count temp <= count temp + 4'd1;</pre>
 87
                         ov temp <= 0;
 88
                     end
 89
                     else
 90
                     begin
 91
                         count temp <= 4'd0;</pre>
 92
                         ov temp \leq 1;
 93
                     end
 94
                end
 95
                                 //mod-10 counter
                4'd10:begin
 96
                     if(count temp < 'd9)</pre>
 97
                     begin
 98
                         count_temp <= count_temp + 4'd1;</pre>
 99
                         ov temp <= 0;
100
                     end
101
                     else
102
                     begin
103
                         count temp <= 4'd0;</pre>
104
                         ov temp \leq 1;
                     end
105
106
                end
107
                default:begin
108
                     count temp <= 0;</pre>
109
                     ov temp \leftarrow 0;
110
                     end
111
                endcase
112
           end
113
       end
114
115
       endmodule
116
```

```
bcd to 7segment disp.v
    `timescale 1ns / 1ps
    2
3
    // Company:
   // Engineer:
4
5
   //
   // Create Date: 21.08.2020 10:15:59
7
   // Design Name:
   // Module Name: bcd to 7segment_disp
8
9
   // Project Name:
10
   // Target Devices:
11
   // Tool Versions:
12
   // Description:
13
   //
   // Dependencies:
14
15
   //
   // Revision:
16
17
   // Revision 0.01 - File Created
18
   // Additional Comments:
19
    //
20
    21
22
   module bcd to 7segment disp(
23
24
       output [6:0] out,
25
       input [3:0] in
26
27
28
   reg [6:0]y = 7'b11111110;
29
   assign out = y;
30
31 always@(in)
32
   begin
33
       case(in)
34
       4'd0: y \le 7'b11111110; // 7Eh = 126d
35
       4'd1: y \le 7'b0110000; // 30h = 48d
       4'd2: y \le 7'b1101101; // 6Dh = 109d
36
       4'd3: y <= 7'b1111001;// 79h = 121d
37
       4'd4: y <= 7'b0110011;// 33h = 51d
38
       4'd5: y \le 7'b1011011;// 5Bh = 91d
39
       4'd6: y \le 7'b10111111;// 5Fh = 95d
40
41
       4'd7: y <= 7'b1110000;// 70h = 112d
       4'd8: y <= 7'b11111111;// 7Fh = 127d
42
       4'd9: y \le 7'b1111011;// 7Bh = 123d
43
       default:y <= 7'b11111110;// 00h = 0d</pre>
44
45
       endcase
46
    end
47
48
    endmodule
49
```

```
Real Time Digital clock TB.v->Test Bench
    `timescale 1ns / 1ps
   2
3
   // Company:
   // Engineer:
4
5
   //
   // Create Date: 21.08.2020 10:28:04
7
   // Design Name:
   // Module Name: Real Time Digital_Clock_TB
8
   // Project Name:
9
10
  // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
   // Dependencies:
14
15
   //
   // Revision:
16
17
   // Revision 0.01 - File Created
18
   // Additional Comments:
19
   //
20
   21
22
23
   module Real Time Digital Clock TB();
24
25
   wire [6:0] HRM, HRL, MIN M, MIN L, SEC M, SEC L;
26
   req CLK = 0;
27
   reg RST = 1;
28
   reg format ctrl = 1;
29
30
    Real Time Digital Clock
    dut(.HRM(HRM),.HRL(HRL),.MIN M(MIN M),.MIN L(MIN L),.SEC M(SEC M),.SEC L(SEC L),.CLK(CLK)
    ,.RST(RST),.format ctrl(format ctrl));
31
32
   //generate clock; here Period=2ns
33 //This clock is given as input to the 'seconds' counter
34 //Therefore 2ns = 1 second
35
   always@ (CLK)
36
   #1 CLK <= ~CLK;
37
38
   initial
39 begin
40 #3 RST <= 0; //Release reset after 1.5 seconds
41
   #86402;
   format ctrl = 0;
42
43
   #43202;
44 $stop;
45
   end
46
    endmodule
```


```
`timescale 1ns / 1ps
1
                               bcd counter TB.v --> Test Bench
    2
3
    // Company:
   // Engineer:
4
5
   //
   // Create Date: 21.08.2020 10:28:04
7
   // Design Name:
   // Module Name: bcd_counter_TB
8
   // Project Name:
9
10
   // Target Devices:
11
   // Tool Versions:
12
   // Description:
   //
13
   // Dependencies:
14
15
   //
16
   // Revision:
17
   // Revision 0.01 - File Created
18
   // Additional Comments:
19
    //
20
    21
22
23
   module bcd counter TB();
24
25
   wire [3:0] count;
26
   req clk = 0;
27
   reg rset = 1;
28
   reg [3:0] mode;
29
30
   bcd counter dut( .count(count), .ov(ov), .clk(clk), .mode(mode), .rset(rset));
31
32
    always@(clk)
33
   #5 clk <= ~clk;
34
35
   initial
36 begin
   #12 rset <= 0;
37
    $display("\nmod 2 counter: 0->1->0..");
38
   mode \leq 'd2; \#(2*(2*10));
39
40
41
   $display("\nmod 3 counter: 0->1->2->0");
42
   mode \leq 'd3; \#(3*(2*10));
43
44
    $display("\nmod 4 counter: 0->1->2->3->0");
45
   mode \leftarrow 'd4; #(4*(2*10));
46
    \frac{("\n od 6 counter: 0->1->2->3->4->5->0");}
47
48
   mode \leq 'd6; \#(6*(2*10));
49
50
    $display("\nmod 10(bcd) counter: 0->1->2->3->4->5->6->7->8->9->0");
51
    mode \leq 'd10; #(10*(2*10));
52
    $stop;
53
    end
54
55
    initial
56
    $monitor("clk cycle=%d count=%d ov=%b rset=%b", ($time/10), count, ov, rset);
57
58
    endmodule
```

```
bcd to 7segment disp TB.v-->Test Bench
   `timescale 1ns / 1ps
   2
3
   // Company:
   // Engineer:
4
5
   //
   // Create Date: 21.08.2020 10:28:04
7
   // Design Name:
   // Module Name: bcd to 7segment disp TB
8
   // Project Name:
9
10
  // Target Devices:
11
  // Tool Versions:
12
  // Description:
13
  //
   // Dependencies:
14
15
   //
   // Revision:
16
17
   // Revision 0.01 - File Created
18
   // Additional Comments:
19
   //
20
   21
22
23
   module bcd to 7segment disp TB();
24
25
   wire [6:0]y;
26
   reg [3:0]in='d0;
27
28
   bcd to 7segment disp dut(.out(out),.in(in));
29
30
   initial
31
   begin
32
       repeat(16)
33
      begin
34
      in = in + 'b1 ;
35
       $monitor("BCD Disp=%b, ABCD=%b",y,in);
36
       #5;
37
       end
38
   end
39
40
   endmodule
```





RTL Schematic

Zoom-in to view clearly




Zoom-in to view clearly






23 Hours 59 Minutes 59 Seconds



12 Hours 59 Minutes 59 Seconds (12-Hour format)



ZED-Board (Zynq-7000) Implementation

