

REAL TIME CLOCK

Mini-Project

Name: Ganesh Prasad B K
ID Number: ganeshp@sionsemi.com

Date: 22 Aug 2020

Block Diagram:




Figure 1 Seven Segment Display of Real Time Digital Clock

The basic counter is count the hours, minutes and seconds and set as 00:00:00 when it will reach 23:59:59.




Figure 2 Block diagram of Real Rime Digital Clock

Note:

To open the Xilinx project directly, double click & open
Real_Time_Clock.xpr

Path: ~\Xilinx_implementation\Real_Time_Clock\Real_Time_Clock.xpr

Real Time Clock

Introduction:


Real Time Clock (RTC) is an important device for good relation with world. The first application is to display the real time on 24h basis and it can be easily converted to accommodate a 12h clock as well. The RTC can display in hours, minutes and seconds. This design is more involved in the traffic controller design. The display system needs to be populated with all the six, seven-segment LEDs for the real time clock applications.

The main applications of RTC are

- Real Time Display
- Stop Watch
- Industrial timer
- Photographic timer
- Medical Application using three alarm setting

Design Process of RTC:

The basic digital clock contained hours, minutes and seconds. Each one has MSB and LSB.



The above seven segments are illustrated the “00-00-00” values of hours, HRM (hours of MSB value) and HRL (Hours of LSB value). Next will declared minutes as MIN_M and MIN_L. The seconds are declared as SEC_M and SEC_L.

The basic digital block contain two designs,

- Counter
- Seven Segmentation

These are the main building blocks of digital clock. Counter will count the number in decimal as 23:59:59. This is the 24h clock operation and it can easily convert to accommodate a 12h clock.

Real_Time_Digital_clock.v->Top Module

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 21.08.2020 10:15:59
7  // Design Name:
8  // Module Name: Real_Time_Digital_Clock
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module Real_Time_Digital_Clock(
24     output [6:0] HRM,
25     output [6:0] HRL,
26     output [6:0] MIN_M,
27     output [6:0] MIN_L,
28     output [6:0] SEC_M,
29     output [6:0] SEC_L,
30     input CLK,
31     input RST,
32     input format_ctrl
33 );
34
35 wire [3:0]hrM, hrL, minM, minL, secM, secL;
36
37 wire [7:0]format;
38
39 wire ovhrM, ovhrL, ovminM, ovminL, ovsecM, ovsecL;
40
41 //format_ctrl=1:24-hr format clock
42 //format_ctrl=0:12-hr format clock
43 assign format = format_ctrl? 8'b0011_0100 : 8'b0010_0011;
44
45 //clock counting mechanism
46 bcd_counter hourM_cntr(.count(hrM), .ov(ovhrM), .clk(ovhrL), .mode(format[7:4]),
47     .rset(RST));
48 bcd_counter hourL_cntr(.count(hrL), .ov(ovhrL), .clk(ovminM), .mode(format[3:0]),
49     .rset(RST));
50 bcd_counter minuteM_cntr(.count(minM), .ov(ovminM), .clk(ovminL), .mode(4'd6),
51     .rset(RST));
52 bcd_counter minuteL_cntr(.count(minL), .ov(ovminL), .clk(ovsecM), .mode(4'd10),
53     .rset(RST));
54 bcd_counter secondM_cntr(.count(secM), .ov(ovsecM), .clk(ovsecL), .mode(4'd6),
55     .rset(RST));
56 bcd_counter secondL_cntr(.count(secL), .ov(ovsecL), .clk(CLK), .mode(4'd10), .rset(RST));
57
58 //connecting clock counting mechanism to 8-segment display
59 bcd_to_7segment_disp hourM(.out(HRM), .in(hrM));
60 bcd_to_7segment_disp hourL(.out(HRL), .in(hrL));
61 bcd_to_7segment_disp minuteM(.out(MIN_M), .in(minM));
62 bcd_to_7segment_disp minuteL(.out(MIN_L), .in(minL));
63 bcd_to_7segment_disp secondM(.out(SEC_M), .in(secM));
64 bcd_to_7segment_disp secondL(.out(SEC_L), .in(secL));
65
66 initial
```

```
62 //to display time in transcript window in HH:MM:SS format
63 $monitor("%d%d : %d%d : %d%d",hrM, hrL, minM, minL, secM, secL);
64
65 endmodule
66
```

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 21.08.2020 10:15:59
7  // Design Name:
8  // Module Name: bcd_counter
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////
21
22
23 module bcd_counter(
24     output [3:0] count,
25     output ov,
26     input [3:0] mode,
27     input clk,
28     input rset
29 );
30
31 reg [3:0] count_temp = 4'd0;
32 reg ov_temp = 0;
33
34 assign count = count_temp;
35 assign ov = ov_temp;
36
37 always@(posedge clk)
38 begin
39     if(rset)
40     begin
41         count_temp <= 4'd0;
42         ov_temp <= 0;
43     end
44     else
45     begin
46         case(mode)
47             4'd2:begin //mod-2 counter
48                 if(count_temp < 'd1 )
49                 begin
50                     count_temp <= count_temp + 4'd1;
51                     ov_temp <= 0;
52                 end
53                 else
54                 begin
55                     count_temp <= 4'd0;
56                     ov_temp <= 1;
57                 end
58             end
59             4'd3:begin //mod-3 counter
60                 if(count_temp < 'd2 )
61                 begin
62                     count_temp <= count_temp + 4'd1;
63                     ov_temp <= 0;
64                 end
65                 else
66                 begin

```

```

67         count_temp <= 4'd0;
68         ov_temp <= 1;
69     end
70 end
71 4'd4:begin        //mod-4 counter
72     if(count_temp < 'd3 )
73     begin
74         count_temp <= count_temp + 4'd1;
75         ov_temp <= 0;
76     end
77     else
78     begin
79         count_temp <= 4'd0;
80         ov_temp <= 1;
81     end
82 end
83 4'd6:begin        //mod-6 counter
84     if(count_temp < 'd5 )
85     begin
86         count_temp <= count_temp + 4'd1;
87         ov_temp <= 0;
88     end
89     else
90     begin
91         count_temp <= 4'd0;
92         ov_temp <= 1;
93     end
94 end
95 4'd10:begin       //mod-10 counter
96     if(count_temp < 'd9 )
97     begin
98         count_temp <= count_temp + 4'd1;
99         ov_temp <= 0;
100    end
101    else
102    begin
103        count_temp <= 4'd0;
104        ov_temp <= 1;
105    end
106 end
107 default:begin
108     count_temp <= 0;
109     ov_temp <= 0;
110 end
111 endcase
112 end
113 end
114
115 endmodule
116

```

```

1  `timescale 1ns / 1ps                                bcd_to_7segment_disp.v
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 21.08.2020 10:15:59
7  // Design Name:
8  // Module Name: bcd_to_7segment_disp
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module bcd_to_7segment_disp(
24     output [6:0] out,
25     input [3:0] in
26 );
27
28 reg [6:0] y = 7'b1111110;
29 assign out = y;
30
31 always@(in)
32 begin
33     case(in)
34         4'd0:    y <= 7'b1111110; // 7Eh = 126d
35         4'd1:    y <= 7'b0110000; // 30h = 48d
36         4'd2:    y <= 7'b1101101; // 6Dh = 109d
37         4'd3:    y <= 7'b1111001; // 79h = 121d
38         4'd4:    y <= 7'b0110011; // 33h = 51d
39         4'd5:    y <= 7'b1011011; // 5Bh = 91d
40         4'd6:    y <= 7'b1011111; // 5Fh = 95d
41         4'd7:    y <= 7'b1110000; // 70h = 112d
42         4'd8:    y <= 7'b1111111; // 7Fh = 127d
43         4'd9:    y <= 7'b1111011; // 7Bh = 123d
44         default: y <= 7'b1111110; // 00h = 0d
45     endcase
46 end
47
48 endmodule
49

```

```

1  `timescale 1ns / 1ps                               Real_Time_Digital_clock_TB.v->Test Bench
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 21.08.2020 10:28:04
7  // Design Name:
8  // Module Name: Real_Time_Digital_Clock_TB
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module Real_Time_Digital_Clock_TB();
24
25 wire [6:0]HRM, HRL, MIN_M, MIN_L, SEC_M, SEC_L;
26 reg CLK = 0;
27 reg RST = 1;
28 reg format_ctrl = 1;
29
30 Real_Time_Digital_Clock
31 dut(.HRM(HRM),.HRL(HRL),.MIN_M(MIN_M),.MIN_L(MIN_L),.SEC_M(SEC_M),.SEC_L(SEC_L),.CLK(CLK)
32 ,.RST(RST),.format_ctrl(format_ctrl));
33
34 //generate clock; here Period=2ns
35 //This clock is given as input to the 'seconds' counter
36 //Therefore 2ns = 1 second
37 always@(CLK)
38 #1 CLK <= ~CLK;
39
40 initial
41 begin
42 #3 RST <= 0; //Release reset after 1.5 seconds
43 #86402;
44 format_ctrl = 0;
45 #43202;
46 $stop;
47 end
48 endmodule
49

```



```

1  `timescale 1ns / 1ps                                bcd_counter_TB.v --> Test Bench
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 21.08.2020 10:28:04
7  // Design Name:
8  // Module Name: bcd_counter_TB
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module bcd_counter_TB();
24
25 wire [3:0]count;
26 reg clk = 0;
27 reg rset = 1;
28 reg [3:0]mode;
29
30 bcd_counter dut( .count(count), .ov(ov), .clk(clk), .mode(mode), .rset(rset));
31
32 always@(clk)
33 #5 clk <= ~clk;
34
35 initial
36 begin
37 #12 rset <= 0;
38 $display("\nmod 2 counter: 0->1->0..");
39 mode <= 'd2; #(2*(2*10));
40
41 $display("\nmod 3 counter: 0->1->2->0");
42 mode <= 'd3; #(3*(2*10));
43
44 $display("\nmod 4 counter: 0->1->2->3->0");
45 mode <= 'd4; #(4*(2*10));
46
47 $display("\nmod 6 counter: 0->1->2->3->4->5->0");
48 mode <= 'd6; #(6*(2*10));
49
50 $display("\nmod 10(bcd) counter: 0->1->2->3->4->5->6->7->8->9->0");
51 mode <= 'd10; #(10*(2*10));
52 $stop;
53 end
54
55 initial
56 $monitor("clk_cycle=%d count=%d ov=%b rset=%b", ($time/10), count, ov, rset);
57
58 endmodule
59

```


```

1  `timescale 1ns / 1ps                                bcd_to_7segment_disp_TB.v-->Test Bench
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 21.08.2020 10:28:04
7  // Design Name:
8  // Module Name: bcd_to_7segment_disp_TB
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module bcd_to_7segment_disp_TB();
24
25 wire [6:0]y;
26 reg [3:0]in='d0;
27
28 bcd_to_7segment_disp dut(.out(out),.in(in));
29
30 initial
31 begin
32     repeat(16)
33     begin
34         in = in + 'b1 ;
35         $monitor("BCD_Dis=%b, ABCD=%b",y,in);
36         #5;
37     end
38 end
39
40 endmodule
41

```




Zoom-in to view clearly




Synthesized Schematic

Zoom-in to view clearly


Waveform & Simulation Results




Complete_Waveform




Waveform at the 'beginning of time'




59 seconds




59 minutes 59 seconds




23 Hours 59 Minutes 59 Seconds



12 Hours 59 Minutes 59 Seconds (12-Hour format)



ZED-Board (Zynq-7000) Implementation



ZED-Board (Zynq-7000) Implementation (zoomed-in view)