- 13.3 a. the address field
  - b. the memory location 96

- c. the memory location whose address is in memory location 96
- d. register 96
- e. the memory location whose address is in register 96

-	_	-	
	-	4	
•	_	_	

	EA	Operand
a.	300	900
b.	101	300
c.	900	1500
d.	402	1002

	EA	Operand
e.	400	1000
f.	R1	200
g.	200	800
h.	200	800

The autoindexing with increment is the same as the register indirect mode except that R1 is incremented to 201 after the execution of the instruction.

14.1 a. 00100100 00010001

00110101 Carry = 0; Zero = 0; Overflow = 0; Sign = 0; Even parity = 1;

Even parity indicates that there is an even number of 1s in the result. The Half-Carry flag is used in the addition of packed decimal numbers. When a carry takes place out of the lower-order digit (lower-order 4 bits), this flag is set. See problem 10.1.

b. 11111110 00000011 100000001

Half-carry= 0.

Carry = 1; Zero = 0; Overflow = 1; Sign = 0; Even Parity = 1; Half-Carry = 1.

14.2 To perform A - B, the ALU takes the twos complement of B and adds it to A:

A: 11001100  $\overline{B}$  + 1: +11001101 10010001

Carry = 1; Zero = 0; Overflow = 0; Sign = 1; Even parity = 0; Half-carry= 1.

14.3 a. 8 GHz **b.** 0.875 ns 14.7

Time

	1	2	3	4	5
Instruction 1	F	E			
Instruction 2		F	E		
Instruction 3			F	E	
Instruction 4				F	Е

This diagram distorts the true picture. The execute stage will be much longer than the fetch stage.

14.8

	1	2	3	4	5	6	7	8	9	10
	FI	DA	FO	EX						
200		FI	DA	FO	EX					
			FI	DA	FO	EX				
				FI	DA	FO				
					FI	DA				
						FI				
							FI	DA	FO	EX

- **14.9 a.** We can ignore the initial filling up of the pipeline and the final emptying of the pipeline, because this involves only a few instructions out of 3 million instructions. Therefore the speedup is a factor of four.
  - **b.** Two instructions are completed per clock cycle, for an throughput of 10,000 MIPS.

14.10 a. Speedup :  $9*4*n/10(4+n-1) \Rightarrow 3.6$ 

b. Non-pipelined processor : 5 Cycles Per an Instruction :  $10 \text{GHz/5} \Rightarrow 2000 \text{MIPS}$ . Pipelined processor : Approximately one output per each clock cycle:  $9 \text{GHz} \Rightarrow 9000 \text{ MIPS}$ 

**14.11** The number of instructions causing branches to take place is pqn, and the number that does not cause a branch is (1 - pq)n. As a good approximation, we can replace Equation (14.1) with:

$$T_k = pqnk\tau + (1 - pq)[k + (n - 1)]\tau$$

Equation (14.2) then becomes

$$S_{k} = \frac{T_{i}}{T_{k}} = \frac{nk\tau}{(pq)nk\tau + (1-pq)[k+(n-1)]\tau} = \frac{nk}{(pq)nk + (1-pq)[k+(n-1)]}$$