

Chopter. 1 Input/Output



I/O module 1)まを - Control & timing


- processor communication
- Device communication
- Data buffering
- Error detection




CPUL Data Register of the stal organ ortan?


LA Status & buffer-full or buffer-empty & 74-A I/o module 4 Status & (Plust ortigal of a)?

- 37		No Interrupts	Use of Interrupts	@ Interrupt 1/0 (Hw)
	I/O-to-memory transfer through processor	Programmed I/O	Interrupt-driven I/O	3 Direct hemold access (DMA)
	Direct I/O-to-memory transfer		Direct memory access (DMA)	



I/U Commands (processoron 의학 性色 四四的





Direct Memory Access (DMA) CPUE ZOUNX CPU Data bus Data D DREQ count 33 D 168 Data IGB Data lines 4 8237 DMA Disk register controller chip HLDA DACK Address Address lines ◆ register Address bus Request to DMA Acknowledge from DMA ◆ Control Control bus (IOR, IOW, MEMR, MEMW) Interrupt ◆ logic Read -DACK = DMA acknowledge Write -DREQ = DMA request HLDA = HOLD acknowledge HRQ = HOLD request Figure 7.15 8237 DMA Usage of System Bus