Chapter. 7 Input / Output


Why I/O module? → 속도다름
Data format 다름
↳ interface 필요

IRA or ASCII Code

① Control Status — signal ② Data
④ keyboard
"4"
입력신호 입력신호 회로적으로 Data 이동

Figure 7.1 Generic Model of an I/O Module

CPU
Address
Main Memory
Control
Data
I/O Module
keyboard Printer Display

External Devices
- Human readable
  keyboard, Display
- Machine readable
  외장 하드, SSD, sensor
- Communication
  wifi, 이더넷

IRA(International Reference Alphabet)
- Printable: 문자, 숫자, 특수기호
- Control: 저장, 되감기 리턴

Control signals from I/O module | Status signals to I/O module | Data bits to and from I/O module

I/O module

keyboard에 변환감지 있음

Control Logic

Buffer
Transducer

A에 해당되는 IRA or ASCII Code 로 변환

Data (device-unique) to and from environment

"X" keyboard

Figure 7.2 Block Diagram of an External Device

I/O module의 기능들
- Control & timing
- processor communication
- Device communication
- Data buffering
- Error detection

I/O Read

(2)
(3)

② 실질적인 데이터 전송

"A"
keyboard

"A"
Data Registers

"A"
External Device Interface Logic

buffer

① "A"를 읽었다고 맞김
Status

② buffer가 충분이 있니 보내라 요청
Control

Data Lines

(2)

(1) check status flag repeatly (반복적)

Status/Control Registers

buffer-full
buffer-empty

System과 I/O device의 다른 처리 속도 땜에 필요

"A"
CPU

Address Lines

I/O Logic

buffer
External Device Interface Logic

Data
Monitor
Status
Control

1 INT 0
hardware적인 방법

Control Lines

Status

(1)
Signal 1을 전달

Interrupt Signal

Figure 7.3 Block Diagram of an I/O Module

CPU는 Data Register에 값이 있는지 어떻게 아는가?
└ Status가 buffer-full or buffer-empty로 구분 → I/O module의 Status를 CPU가 어떻게 인지?

① Programmed I/O (SW) - CPU가 직접 상태를 읽는다.
② Interrupt I/O (HW)
③ Direct memory access (DMA)

	No Interrupts	Use of Interrupts
I/O-to-memory transfer through processor	Programmed I/O	Interrupt-driven I/O
Direct I/O-to-memory transfer		Direct memory access (DMA)

I/O Commands (Processor에 의해 받는 명령어)

– Control : CPU가 I/O module에게 명령을 주는 것

– Test : I/O module의 상태를 체크하는 것

– Read : I/O module의 data를 가져오는 것

– Write : I/O module에 data를 쓰는 것

Figure 7.4 Three Techniques for Input of a Block of Data

(handwritten annotations on figure: buffer-full, processor는 한가지 일밖에 못함, 효율적)

I/O mapping Summary

– Memory mapped I/O
메모리 번지수 처럼 쓰는 것

– Isolated I/o
I/o.1, I/o.2, I/o3

4

5

Memory Map   I/o map   memory Map

data   516

Control/Status   memory Map   517

516
517

7	6	5	4	3	2	1	0	
								Keyboard input data register

7	6	5	4	3	2	1	0	
							1	Keyboard input status and control register

keyboard : 10 chars/second (1s = 1000ms)
[Average : 1ch/100ms]

└─ 1 = ready   └─ Set to 1 to
    0 = busy   start read

I/o로 부터 data X

ADDRESS	INSTRUCTION	OPERAND	COMMENT	
200	Load AC	"1"	Load accumulator	
	Store AC	517	Initiate keyboard read	control
202	Load AC	517	Get status byte	
	Branch if Sign = 0	202	Loop until ready	
	Load AC	516	Load data byte	

Programmed I/O

상태를 점검 (반복으로)

다음

(a) Memory-mapped I/O

(memory 번지)

| ADDRESS	INSTRUCTION	OPERAND	COMMENT
200	Load I/O	5	Initiate keyboard read
201	Test I/O	5	Check for completion
	Branch Not Ready	201 memory 번지	Loop until complete
	In	4	Load data byte

(b) Isolated I/O

Figure 7.5 Memory-Mapped and Isolated I/O

Interrupt I/o

- I/o module이 processor 한테 Interrupt를 검음 (HW적)
- data를 가져온 뒤에는 processor는 그 전에 하던일을 계속함

stack
[Last In First-Out]

Hardware	Software
Device controller or other system hardware issues an interrupt	Save remainder of process state information
Processor finishes execution of current instruction	Process interrupt
Processor signals acknowledgment of interrupt	Restore process state information
Processor pushes PSW and PC onto control stack	Restore old PSW and PC
Processor loads new PC value based on interrupt	

PSW (program state words)

현재상태 stack에 저장 (백업)

push ①

Program Counter

② MOH

General Registers

Y

PO?

Program Counter

N+1

resume

General Registers

T − M Control Stack

Y + L Return   Interrupt Service Routine

Stack Pointer

Processor

User's Program

n

Main Memory

o

Figure 7.6 Simple Interrupt Processing

(a) Interrupt occurs after instruction at location N

(b) Return from interrupt

Figure 7.7 Changes in Memory and Registers for an Interrupt

Direct Memory Access (DMA)

CPU는 참여하지x


DACK = DMA acknowledge
DREQ = DMA request
HLDA = HOLD acknowledge
HRQ = HOLD request

Figure 7.15 8237 DMA Usage of System Bus

순서 중요