ECE 451-LAB4

Fall 2019

Ram Rohit Gannavarapu

Contents

[List of Figures 1](#_Toc23183297)

[1. List of items completed 2](#_Toc23183298)

[2. Lab Procedures 2](#_Toc23183299)

[3. Schematics/Verilog models 2](#_Toc23183300)

[a. Cadence: 2](#_Toc23183301)

[b. Verilog: 5](#_Toc23183302)

[4. Simulation Results 6](#_Toc23183303)

[Cadence: 6](#_Toc23183304)

[5. Analysis and Explanations 6](#_Toc23183305)

[a. Cadence: 6](#_Toc23183306)

[b. Verilog: 7](#_Toc23183307)

[6. Conclusion 7](#_Toc23183308)

[a. Cadence: 7](#_Toc23183309)

[b. Verilog: 7](#_Toc23183310)

[7. Answers to questions posted in the lab 7](#_Toc23183311)

# List of Figures

[Figure 1: Test Bench 3](#_Toc23183312)

[Figure 2: 3:8 Decoder using 1:2 Decoder 4](#_Toc23183313)

[Figure 3: 1:2 Decoder Schematic 4](#_Toc23183314)

[Figure 4: ROM Module for letters R,A,M,R,O,H,I,T (in the same order Top to bottom) 5](#_Toc23183315)

[Figure 5: Simulation Result of ROM Module 6](#_Toc23183316)

# List of items completed

* 1. Design of 1:2 Decoder
  2. Design of 3:8 Decoder using 1:2 decoder blocks
  3. Design of ROM block
  4. Display frames on 8x8 LED matrix display using ROM module

# Lab Procedures

ASCII value of the character to be store in the rom modules were retrieved in binary format as shown in the below table.

|  |  |
| --- | --- |
| **Letter** | **ASCII Value in Binary** |
| R | 01010010 |
| A | 01000001 |
| M | 01001101 |
| R | 01010010 |
| O | 01001111 |
| H | 01001000 |
| I | 01001001 |
| T | 01010100 |

The lab design starts with designing of a 1:2 decoder module. Then followed by creatinbg a 3:8 decoder block using the 1:2 decoder blocks. ROM module was created which stores the characters showed in the above table in each word line. The ROM module has 8 word lines and 8 output bits. The ROM module is then connected to the 3:8 decoder. Based on the word line selected by the decoder the respected character(binary value of ASCII) is outputted on the bit lines.

# Schematics/Verilog models

# Cadence:




Figure 1: Test Bench




Figure 2: 3:8 Decoder using 1:2 Decoder




Figure 3: 1:2 Decoder Schematic




Figure 4: ROM Module for letters R,A,M,R,O,H,I,T (in the same order Top to bottom)

# Verilog:

Verilog Code file has been attached



# Simulation Results

# Cadence:




Figure 5: Simulation Result of ROM Module

# Analysis and Explanations

# Cadence:

The ROM Module outputs correct values on its outputs based on the Inputs from the decoder module. The Simulation results match with the design and can be verified on the Simulation output were the digital outputs are clubbed and created as a bus and converted to show the output as an ASCII character.

# Verilog:

display\_rom module was created which stores the frames. It has 2 inputs, row number, and frame number and column data as output. Based on the row number the respective column data is sent as the output.

Addressing individual LED is difficult hence in this experiment we try to output each row at a time. And these rows as running at high speeds that we perceive them as a single image. This phenomenon is known as blinkenlights. In the code row\_clock has been used to fastly select rows and output the respective data. row\_clock also shouldn’t be too fast say (50MHz clock of the FPGA) as it would be too fast and the capacitor in the LED display don’t get charged at such high speeds and hence we have reduced the speed to 500Hz.

frame\_clock was used to toggle between different frames. This clock is comparatively slower and runs at 6.25Hz (0.16 s).

Run input is used to enable change between frames and reset input is used to reset the current frame to the first frame.a

# Conclusion

# Cadence:

In this LAB we have successfully designed a 3 to 8 decoder and also a ROM module.

# Verilog:

In this Lab we were able to successfully design a ROM module and also display the contents onto a 8x8 LED matrix display. We also got a knowledge on how digital displays work at the lowest level through the concept of blinkenlights.

# Answers to questions posted in the lab

**Q) Discuss the concept and advantage of hierarchical design**

Hierarchical design is a process in which a Design is divided into small identical blocks and these blocks from the building blocks for the whole design. By this we would be able to achieve faster development times and also debugging issues would be easier and faster as the blocks are reused. Performance of the design also improves as the complexity of the whole design reduces.

**Q) How was hierarchical design utilized in this lab?**

Hierarchical design was used in the cadence part of the lab where we have created 1:2 decoder and utilized those 1:2 decoder blocks to create a 3:8 decoder.

Hierarchical design was also used partially in the Verilog part of this lab where we have used the clock\_divider module to divide the clock for row\_clock and frame\_clock. We didn’t have to rewrite the whole logic instead just created an instance of the module.

Verilog Code:

1. module Matrix\_display(clock50MHz, run, reset, row, column, frame);
2. input run;
3. input reset;
4. input clock50MHz;
5. output reg [7:0] row,column;
7. wire  row\_clock;
8. wire frame\_clock;
10. output reg [3:0] frame;
11. wire [7:0] temp;
13. reg [2:0] count1;
15. clock\_divider #(50000) row\_clock\_gen(clock50MHz, row\_clock);
16. clock\_divider #(4000000) frame\_clock\_gen(clock50MHz, frame\_clock);
18. display\_rom c0(frame,count1, temp);

21. always @(posedge frame\_clock) begin
22. **if**( run == 1)
23. begin
25. **if**(frame == 4'b1111 || reset==0)
26. begin
27. frame  = 4'b0000;
28. end
29. **else**
30. frame = frame + 4'b0001;
31. end
33. end
35. always @(posedge row\_clock)
37. begin
38. **if**(count1 == 3'b111)
39. count1  = 3'b000;
40. **else**
41. count1 = count1 + 3'b001;
43. end

46. always @(count1,temp)
47. begin
48. **case** (count1)
49. 3'b000: begin row = 8'b11111110;column = temp;  end
50. 3'b001: begin row = 8'b11111101;column = temp;  end
51. 3'b010: begin row = 8'b11111011;column = temp;  end
52. 3'b011: begin row = 8'b11110111;column = temp;  end
53. 3'b100: begin row = 8'b11101111;column = temp;  end
54. 3'b101: begin row = 8'b11011111;column = temp;  end
55. 3'b110: begin row = 8'b10111111;column = temp;  end
56. 3'b111: begin row = 8'b01111111;column = temp;  end
57. endcase
58. end
59. endmodule


63. module display\_rom(frame, address, data\_out);
64. input [2:0] address;
65. output [7:0] data\_out;
66. reg [7:0] data\_out;
67. input [3:0] frame;
69. always @ (address,frame)
70. begin
71. **if**(frame == 4'b0000)
72. begin
73. **case** (address)
75. 3'b000: data\_out = 8'b11111111;
76. 3'b001: data\_out = 8'b10000000;
77. 3'b010: data\_out = 8'b10000000;
78. 3'b011: data\_out = 8'b10000000;
79. 3'b100: data\_out = 8'b10000000;
80. 3'b101: data\_out = 8'b10000000;
81. 3'b110: data\_out = 8'b10000000;
82. 3'b111: data\_out = 8'b11111111;
83. endcase
84. end
85. **else** **if**(frame == 4'b0001)
86. begin
87. **case**(address)
89. 3'b000: data\_out = 8'b11111100;
90. 3'b001: data\_out = 8'b00000000;
91. 3'b010: data\_out = 8'b00000000;
92. 3'b011: data\_out = 8'b00000000;
93. 3'b100: data\_out = 8'b00000000;
94. 3'b101: data\_out = 8'b00000000;
95. 3'b110: data\_out = 8'b00000000;
96. 3'b111: data\_out = 8'b11111100;
97. endcase
98. end
100. **else** **if**(frame == 4'b0010)
101. begin
102. **case**(address)
104. 3'b000: data\_out = 8'b11110011;
105. 3'b001: data\_out = 8'b00000010;
106. 3'b010: data\_out = 8'b00000010;
107. 3'b011: data\_out = 8'b00000011;
108. 3'b100: data\_out = 8'b00000000;
109. 3'b101: data\_out = 8'b00000000;
110. 3'b110: data\_out = 8'b00000000;
111. 3'b111: data\_out = 8'b11110011;
112. endcase
113. end
115. **else** **if**(frame == 4'b0011)
116. begin
117. **case**(address)
119. 3'b000: data\_out = 8'b11001111;
120. 3'b001: data\_out = 8'b00001000;
121. 3'b010: data\_out = 8'b00001000;
122. 3'b011: data\_out = 8'b00001111;
123. 3'b100: data\_out = 8'b00000000;
124. 3'b101: data\_out = 8'b00000000;
125. 3'b110: data\_out = 8'b00000000;
126. 3'b111: data\_out = 8'b11001111;
127. endcase
128. end
129. **else** **if**(frame == 4'b0100)
130. begin
131. **case**(address)

134. 3'b000: data\_out = 8'b00111111;
135. 3'b001: data\_out = 8'b00100000;
136. 3'b010: data\_out = 8'b00100000;
137. 3'b011: data\_out = 8'b00111111;
138. 3'b100: data\_out = 8'b00000000;
139. 3'b101: data\_out = 8'b00000000;
140. 3'b110: data\_out = 8'b00000000;
141. 3'b111: data\_out = 8'b00111111;
142. endcase
143. end
144. **else** **if**(frame == 4'b0101)
145. begin
146. **case**(address)
148. 3'b000: data\_out = 8'b11111111;
149. 3'b001: data\_out = 8'b10000000;
150. 3'b010: data\_out = 8'b10000000;
151. 3'b011: data\_out = 8'b11111111;
152. 3'b100: data\_out = 8'b00000001;
153. 3'b101: data\_out = 8'b00000001;
154. 3'b110: data\_out = 8'b00000001;
155. 3'b111: data\_out = 8'b11111111;
156. endcase
157. end
158. **else** **if**(frame == 4'b0110)
159. begin
160. **case**(address)
162. 3'b000: data\_out = 8'b11111100;
163. 3'b001: data\_out = 8'b00000000;
164. 3'b010: data\_out = 8'b00000000;
165. 3'b011: data\_out = 8'b11111100;
166. 3'b100: data\_out = 8'b00000100;
167. 3'b101: data\_out = 8'b00000100;
168. 3'b110: data\_out = 8'b00000100;
169. 3'b111: data\_out = 8'b11111100;
170. endcase
171. end
172. **else** **if**(frame == 4'b0111)
173. begin
174. **case**(address)

177. 3'b000: data\_out = 8'b11110010;
178. 3'b001: data\_out = 8'b00000010;
179. 3'b010: data\_out = 8'b00000010;
180. 3'b011: data\_out = 8'b11110010;
181. 3'b100: data\_out = 8'b00010010;
182. 3'b101: data\_out = 8'b00010010;
183. 3'b110: data\_out = 8'b00010010;
184. 3'b111: data\_out = 8'b11110011;
185. endcase
186. end
187. **else** **if**(frame == 4'b1000)
188. begin
189. **case**(address)
191. 3'b000: data\_out = 8'b11001000;
192. 3'b001: data\_out = 8'b00001000;
193. 3'b010: data\_out = 8'b00001000;
194. 3'b011: data\_out = 8'b11001000;
195. 3'b100: data\_out = 8'b01001000;
196. 3'b101: data\_out = 8'b01001000;
197. 3'b110: data\_out = 8'b01001000;
198. 3'b111: data\_out = 8'b11001111;
199. endcase
200. end
202. **else** **if**(frame == 4'b1001)
203. begin
204. **case**(address)
206. 3'b000: data\_out = 8'b00100000;
207. 3'b001: data\_out = 8'b00100000;
208. 3'b010: data\_out = 8'b00100000;
209. 3'b011: data\_out = 8'b00100000;
210. 3'b100: data\_out = 8'b00100000;
211. 3'b101: data\_out = 8'b00100000;
212. 3'b110: data\_out = 8'b00100000;
213. 3'b111: data\_out = 8'b00111111;
214. endcase
215. end
217. **else** **if**(frame == 4'b1010)
218. begin
219. **case**(address)
221. 3'b000: data\_out = 8'b10000001;
222. 3'b001: data\_out = 8'b10000001;
223. 3'b010: data\_out = 8'b10000001;
224. 3'b011: data\_out = 8'b10000001;
225. 3'b100: data\_out = 8'b10000001;
226. 3'b101: data\_out = 8'b10000001;
227. 3'b110: data\_out = 8'b10000001;
228. 3'b111: data\_out = 8'b11111111;
229. endcase
230. end
232. **else** **if**(frame == 4'b1011)
233. begin
234. **case**(address)
236. 3'b000: data\_out = 8'b00000100;
237. 3'b001: data\_out = 8'b00000100;
238. 3'b010: data\_out = 8'b00000100;
239. 3'b011: data\_out = 8'b00000100;
240. 3'b100: data\_out = 8'b00000100;
241. 3'b101: data\_out = 8'b00000100;
242. 3'b110: data\_out = 8'b00000100;
243. 3'b111: data\_out = 8'b11111100;
244. endcase
245. end
246. **else** **if**(frame == 4'b1100)
247. begin
248. **case**(address)
250. 3'b000: data\_out = 8'b00010011;
251. 3'b001: data\_out = 8'b00010010;
252. 3'b010: data\_out = 8'b00010010;
253. 3'b011: data\_out = 8'b00010010;
254. 3'b100: data\_out = 8'b00010010;
255. 3'b101: data\_out = 8'b00010010;
256. 3'b110: data\_out = 8'b00010010;
257. 3'b111: data\_out = 8'b11110011;
258. endcase
259. end
260. **else** **if**(frame == 4'b1101)
261. begin
262. **case**(address)
264. 3'b000: data\_out = 8'b01001111;
265. 3'b001: data\_out = 8'b01001000;
266. 3'b010: data\_out = 8'b01001000;
267. 3'b011: data\_out = 8'b01001000;
268. 3'b100: data\_out = 8'b01001000;
269. 3'b101: data\_out = 8'b01001000;
270. 3'b110: data\_out = 8'b01001000;
271. 3'b111: data\_out = 8'b11001111;
272. endcase
273. end
274. **else** **if**(frame == 4'b1110)
275. begin
276. **case**(address)
278. 3'b000: data\_out = 8'b00111111;
279. 3'b001: data\_out = 8'b00100000;
280. 3'b010: data\_out = 8'b00100000;
281. 3'b011: data\_out = 8'b00100000;
282. 3'b100: data\_out = 8'b00100000;
283. 3'b101: data\_out = 8'b00100000;
284. 3'b110: data\_out = 8'b00100000;
285. 3'b111: data\_out = 8'b00111111;
286. endcase
287. end
288. **else** **if**(frame == 4'b1111)
289. begin
290. **case**(address)
292. 3'b000: data\_out = 8'b11111111;
293. 3'b001: data\_out = 8'b10000000;
294. 3'b010: data\_out = 8'b10000000;
295. 3'b011: data\_out = 8'b10000000;
296. 3'b100: data\_out = 8'b10000000;
297. 3'b101: data\_out = 8'b10000000;
298. 3'b110: data\_out = 8'b10000000;
299. 3'b111: data\_out = 8'b11111111;
300. endcase
301. end
303. end
304. endmodule

307. module clock\_divider(
308. input input\_clock,
309. output reg output\_clock
310. );
312. parameter limit;    // used as the clock divider
313. reg [25:0] count = 0;
315. always@(posedge input\_clock)begin
316. count = count + 1;
317. **if**(count == limit) begin
318. count <= 0;
319. output\_clock <= ~output\_clock;
320. end
321. end
322. endmodule