

# **VC Verification IP UART UVM User Guide**

---

Version O-2018.09, September 2018



# Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

## Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

## Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>  
All other product or company names may be trademarks of their respective owners.

## Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

## Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.  
690 E. Middlefield Road  
Mountain View, CA 94043  
[www.synopsys.com](http://www.synopsys.com)

# Contents

Contents .....	3
Preface .....	7
About This Guide .....	7
Guide Organization .....	7
Customer Support .....	8
Chapter 1 .....	
Introduction .....	9
1.1 Product Overview .....	10
1.2 User Prerequisites .....	10
1.3 References .....	10
1.4 Language and Simulator Support .....	10
1.5 Product Features .....	11
1.5.1 Protocol Features .....	11
1.5.2 Verification Features .....	11
1.6 Methodology Features .....	12
1.7 Protocol Limitations .....	12
1.8 Verification and Methodology Limitations .....	12
Chapter 2 .....	
Download and Installation .....	13
2.1 Hardware Requirements .....	13
2.2 Software Requirements .....	14
2.2.1 Platform or OS and Simulator Software .....	14
2.2.2 SCL Software .....	14
2.2.3 Third-Party Software .....	14
2.3 Preparing for Installation .....	15
2.4 Downloading and Installing .....	15
2.4.1 Downloading From EST (Download Center) .....	16
2.4.2 Downloading Using FTP With a Web Browser .....	17
2.5 Licensing .....	17
2.5.1 License Keys .....	18
2.5.2 License Polling .....	18
2.5.3 Simulation License Suspension .....	18
2.6 Environment Variable and Path Settings .....	19
2.7 The dw_vip_setup Administrative Tool .....	19
2.7.1 Setting Environment Variables .....	21
2.7.2 The dw_vip_setup Command .....	21
2.8 Reporting Model and Example Versions .....	24

## Chapter 3

Design Directory Maintenance .....	29
3.1 Adding a Single VIP .....	29
3.2 Include and Import VIP Files into Your Test Environment .....	30
3.3 VIP Compile-Time and Runtime Options .....	31
3.4 Verifying Installation .....	32
3.4.1 Installing and Running Examples .....	32
3.4.2 Verifying License Setup .....	34

## Chapter 4

Overview of the VIP .....	35
4.1 Introduction to UVM .....	36
4.2 VIP in a UVM Environment .....	36
4.2.1 VIP Agent .....	36
4.2.2 Active and Passive Mode .....	38
4.3 VIP User Interface .....	39
4.3.1 Configuration Objects .....	39
4.3.2 Transaction Objects .....	42
4.3.3 Analysis Ports .....	44
4.3.4 Constraints .....	44
4.3.5 Exceptions .....	47
4.3.6 Callbacks .....	47
4.3.7 Interfaces and Modports .....	48
4.3.8 Events .....	49
4.3.9 Logging .....	49
4.4 Functional Coverage .....	49
4.4.1 Built-In Coverage .....	49
4.4.2 Coverage Callback Classes .....	50
4.4.3 Enabling Built-In Coverage .....	52
4.5 Protocol Checks .....	52
4.6 Sequence Collection .....	52

## Chapter 5

Verification Topologies .....	53
5.1 DTE DUT and DCE VIP .....	53
5.2 DCE DUT and DTE VIP .....	54
5.3 DTE DUT With Passive DTE VIP and DCE VIP .....	55
5.4 DTE VIP and DCE DUT With Passive DCE VIP .....	57
5.5 DTE DUT With Passive DTE VIP and DCE DUT With Passive DCE VIP .....	58
5.6 UART VIP UVM Integration Reference .....	60
5.6.1 Introduction .....	60
5.6.2 Inclusion of VIP files .....	61
5.6.3 Integration of UART VIP in a UVM-Based Setup .....	61

## Chapter 6

VIP Tools .....	69
6.1 Verification Planner .....	69
6.2 Source Code Visibility .....	69
6.3 Protocol Analyzer Support .....	69
6.4 Using Native Protocol Analyzer for Debugging .....	70

6.4.1	Introduction	70
6.4.2	Prerequisites	70
6.4.3	Invoking Protocol Analyzer	71
6.4.4	Documentation	71
6.4.5	Limitations	71
Chapter 7		
Usage Notes		
7.1	Protocol Usage Notes	73
7.1.1	UART Transaction Properties	73
7.1.2	Flow Control	74
7.1.3	Fractional Baud Rate Divisor	78
7.2	Verification Usage Notes	81
7.2.1	UART UVM Scenario Reference Guide	81
7.2.2	Example of Full Hardware Handshaking	86
7.2.3	Example of Full Hardware Handshaking With Delay	89
7.2.4	Example of Software Handshaking	92
7.2.5	Example of Software Handshaking With Delay	94
7.3	Setting Verbosity Levels	96
7.3.1	Setting Verbosity in the Testbench	96
7.3.2	Setting Verbosity During Runtime	96
7.4	Application Note for UART RS-485 Mode	96
Chapter 8		
Debug		
8.1	Setting Up and Using Protocol Analyzer	99
8.1.1	Methodology Challenges	100
8.1.2	Protocol Objects	100
8.2	Setting Up and Using Verdi	101
8.2.1	Transaction Debugging	102
8.2.2	Debugging Constraints With Verdi	105
8.3	Unified Command-Line Interface	106
Chapter A		
Reporting Problems		
A.1	Initial Customer Information	107
A.1.1	Describing Your Issue	108
A.1.2	Describing Your Verification Environment	108
A.1.3	Creating a Waveform File	108
A.1.4	Creating a Log File	108
A.1.5	Enabling Traffic Logs	108
A.2	Generating Protocol Analyzer Data Files	110



# Preface

---

## About This Guide

This guide contains installation, setup, and usage material for VC VIP for UART on Universal Verification Methodology (UVM). This guide is for design or verification engineers who want to verify UART operations using a UVM testbench written in SystemVerilog. Readers are assumed to be familiar with UART, Object-Oriented Programming (OOP), SystemVerilog, and UVM techniques.

## Guide Organization

The chapters of this guide are organized as follows:

- ❖ Chapter 1, [“Introduction”](#), introduces UART VIP and its features.
- ❖ Chapter 2, [“Download and Installation”](#), describes system requirements and provides instructions on how to install, configure, and begin using UART VIP.
- ❖ Chapter 3, [“Design Directory Maintenance”](#), shows how to use `dw_vip_setup` to manage local VIP software. The major tasks are adding single and multiple VIPs, and updating designs with new or updated VIPs.
- ❖ Chapter 4, [“Overview of the VIP”](#), introduces the UART VIP within a UVM environment and describes data objects and components that comprise the VIP.
- ❖ Chapter 5, [“Verification Topologies”](#), shows how through figures and code the VIP can be connected in various testbench scenarios. The figure shows how DTE and DCE can be connected. The descriptions are high to medium level in detail describing most relevant connections and configuration information.
- ❖ Chapter 6, [“VIP Tools”](#), provides useful information about VIP tools that you can use with UART VIP.
- ❖ Chapter 7, [“Usage Notes”](#), covers protocol and verification usage notes, and how to set verbosity levels.
- ❖ Chapter 8, [“Debug”](#), provides an overview of how to use all VC-based debug tools with the VIP.
- ❖ Appendix A, [“Reporting Problems”](#), outlines the process for working through and reporting issues related to the VIP.

## Customer Support

To obtain support for your product, choose one of the following:

- ❖ Accessing SolvNet

Access documentation through SolvNet from the following location:

<https://solvnet.synopsys.com> (Synopsys password required)

- ❖ Contacting the Synopsys Technical Support Center

- ◆ Enter a call through SolvNet.

Go to <http://solvnet.synopsys.com/EnterACall> and provide the following information:

- ❖ **Product:** Verification IP

- ❖ **Sub Product 1:** UART SVT

- ❖ **Product Version:** O-2018.09

- ❖ Fill in the remaining fields according to your environment and your issue.

If applicable, provide the information noted in Appendix A, “Reporting Problems” on page 107.

- ◆ Send an e-mail message to [support\\_center@synopsys.com](mailto:support_center@synopsys.com).

- ❖ Include Product name, Sub-Product name, and Product Version (as noted above) in your e-mail so it can be routed correctly.

- ❖ If applicable, provide the information noted in Appendix A, “Reporting Problems” on page 107.

- ◆ Call your local support center.

- ❖ North America:

- Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.

- ❖ All other countries:

- <http://www.synopsys.com/Support/GlobalSupportCenters>



# 1

## Introduction

---

VC VIP for UART supports the verification of SoC designs that include interfaces implementing UART specifications. This document describes the use of the VIP in testbenches that comply with SystemVerilog UVM. This approach leverages advanced verification technologies and tools that provide the following features:

- ❖ Protocol functionality and abstraction
- ❖ Constrained random verification
- ❖ Functional coverage
- ❖ Rapid creation of complex tests
- ❖ Modular testbench architecture that provides maximum reuse, scalability, and modularity
- ❖ Proven verification approach and methodology
- ❖ Transaction-level models
- ❖ Self-checking tests
- ❖ Object-oriented interface that allows OOP techniques

This chapter consists of the following sections:

- ❖ [“Product Overview”](#) on page 10
- ❖ [“User Prerequisites”](#) on page 10
- ❖ [“References”](#) on page 10
- ❖ [“Language and Simulator Support”](#) on page 10
- ❖ [“Product Features”](#) on page 11
- ❖ [“Methodology Features”](#) on page 12
- ❖ [“Protocol Limitations”](#) on page 12
- ❖ [“Verification and Methodology Limitations”](#) on page 12

## 1.1 Product Overview

VC VIP for UART is a suite of UVM-based verification components that are compatible for use with SystemVerilog-compliant testbenches. The UART VIP suite simulates UART transactions through active agents, as defined by UART specifications.

UART VIP provides a VIP agent, which can be configured as a Data Terminal Equipment (DTE) agent or as a Data Communication Equipment (DCE) agent. The VIP agent supports all functionality normally associated with active and passive UVM components, including the creation of transactions, checking and reporting protocol correctness, transaction logging, and functional coverage. After instantiating the VIP agent in verification environment, you can specify the active or passive mode based on your requirements.

## 1.2 User Prerequisites

The prerequisite for VC VIP for UART is as follows:

- ◆ Familiarize with UART, object-oriented programming, SystemVerilog, and the current version of UVM.

## 1.3 References

For more information on UART VIP, see the following documents:

- ◆ HTML Class Reference is available at the following location:  
`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/index.html`
- ◆ Protocol specification is available at the following location:  
<http://www.ti.com/lit/ds/symlink/pc16550d.pdf>
- ◆ Getting Started Guide is available at the following location:  
`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_getting_started.pdf`
- ◆ Install Setup Guide is available at the following location:  
`$DESIGNWARE_HOME/vip/svt/common/<version>/doc/uvm_install.pdf`

## 1.4 Language and Simulator Support

UART VIP supports the following languages and simulators:

- ◆ Languages
  - ✧ SystemVerilog
- ◆ Methodologies and simulators: For details about methodologies and simulators, refer to the UART VIP Release Notes from the following location:  
`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_release_notes.pdf`

## 1.5 Product Features

This section consists of the following subsections:

- ◆ [“Protocol Features”](#) on page 11
- ◆ [“Verification Features”](#) on page 11

### 1.5.1 Protocol Features

UART VIP currently supports the following protocol functions:

- ◆ Capable to verify a DCE and DTE
- ◆ Configurable Baud Rate Divisor, that is, you can select baud rate divisor according to the DUT's requirement
- ◆ Configurable Fractional Baud Rate Divisor, that is, you can select fractional baud rate divisor according to DUT's requirement
- ◆ Configurable data-width with 9-bits as well as 5-bits, 6-bits, 7-bits, and 8-bits
- ◆ Supports the full-duplex operation, that is, simultaneous transmission and reception
- ◆ Supports Line-break generation and detection
- ◆ Provides Hardware or out-band flow control
- ◆ Provides Software or in-band flow control
- ◆ Supports programmable 1, 1.5, and 2 stop bits
- ◆ Programmable parity (Even, Odd, Stick, and No-parity)
- ◆ Provides receiver FIFO (Configurable depth)
- ◆ Implements programmable baud generator, which divides any input clock by 1 to  $(2^{16}-1)$  and generates 16x clock
- ◆ Supports programmable sample rate
- ◆ Supports RS485 mode checking

### 1.5.2 Verification Features

UART VIP currently supports the following verification functions:

- ◆ Configurability for a VIP agent
- ◆ Built-in protocol checks
- ◆ Built-in functional coverage (transaction, toggle, and pattern coverage)
- ◆ Verification planner
- ◆ Exceptions (error injections)
- ◆ Sequence collection
- ◆ Source code visibility
- ◆ Configuration creator support
- ◆ The VIP provides the following transaction features:
  - ◆ Configurable delay between two consecutive packets

- ✧ Configurable delay in the assertion of Request to Send (RTS) and Clear to Send (CTS) pins
- ✧ Configurable delay to flush the receiver buffer (FIFO) when buffer gets full
- ✧ Control of packet generation by VIP driver
- ✧ Controllability of transmitting XON and XOFF data pattern on the bus on a high priority in case of Software flow control
- ✧ Controllability of driving Data Terminal Ready (DTR) pin of DTE and Data Set Ready (DSR) pin of DCE in case of Hardware flow control
- ◆ Ease-of-use features include the following features:
  - ✧ Protocol Analyzer support for debug
  - ✧ Basic and intermediate-level examples to illustrate the use of the VIP in SystemVerilog
  - ✧ HTML documentation for VIP classes
  - ✧ QuickStart guides for basic and intermediate-level examples

## 1.6 Methodology Features

UART VIP currently supports the following methodology functions:

- ◆ The VIP is organized as a DTE agent and a DCE agent.
- ◆ Analysis ports for connecting DTE or DCE agents to subscribers, such as Scoreboard and coverage collectors.
- ◆ Callbacks support for DTE and DCE agents.

## 1.7 Protocol Limitations

UART VIP has the following protocol limitations:

- ◆ 1.5 Stop bit support

## 1.8 Verification and Methodology Limitations

None

# 2

## Download and Installation

---

This chapter leads you through downloading and installing UART VIP. After completing the checklist, the provided example testbench will be operational and UART VIP will be ready to use.

This chapter discusses the following topics:

- ❖ “[Hardware Requirements](#)” on page 13
- ❖ “[Software Requirements](#)” on page 14
- ❖ “[Preparing for Installation](#)” on page 15
- ❖ “[Downloading and Installing](#)” on page 15
- ❖ “[Licensing](#)” on page 17
- ❖ “[Environment Variable and Path Settings](#)” on page 19
- ❖ “[The dw\\_vip\\_setup Administrative Tool](#)” on page 19
- ❖ “[Reporting Model and Example Versions](#)” on page 24



### Note

If you encounter any problem in installing UART VIP, see “[Customer Support](#)” on page 8.

### 2.1 Hardware Requirements

UART VIP requires the following configuration for Solaris or Linux workstation:

- ◆ 400 MB available disk space for installation
- ◆ 16 GB Virtual memory (recommended)
- ◆ FTP anonymous access to <ftp.synopsys.com> (optional)

## 2.2 Software Requirements

UART VIP is qualified for use with the certain versions of platforms and simulators. This section lists the software that UART VIP requires and consists of the following sub-sections:

- ◆ “Platform or OS and Simulator Software” on page 14
- ◆ “SCL Software” on page 14
- ◆ “Third-Party Software” on page 14

### 2.2.1 Platform or OS and Simulator Software

**Platform/OS and VCS:** You need versions of your platform or OS and simulators that have been qualified for use. To see which platform or OS and simulator versions are qualified for use with UART VIP, check the support matrix in the following document:

[UART VIP Release Notes.](#)

### 2.2.2 SCL Software

Synopsys Common Licensing (SCL) software provides licensing function for UART VIP. For details on acquiring SCL software, see “[The dw\\_vip\\_setup Command](#)” on page 21.

### 2.2.3 Third-Party Software

Following is the list of third-party software:

- ◆ **Adobe Acrobat:** UART VIP documents are available in Acrobat PDF files. You can get Adobe Acrobat Reader for free from <http://www.adobe.com>.
- ◆ **HTML Browser:** UART VIP includes a class-reference documentation in HTML. The VIP supports the following browser/platform combinations:
  - ◇ Microsoft Internet Explorer 6.0 or later (Windows)
  - ◇ Firefox 1.0 or later (Windows and Linux)
  - ◇ Netscape 7.x (Windows and Linux)

## 2.3 Preparing for Installation

Perform the following steps to prepare for installation:

- a. Set `DESIGNWARE_HOME` to the absolute path where Synopsys UART VIP is to be installed:  

```
setenv DESIGNWARE_HOME absolute_path_to_designware_home
```
- b. Ensure that your environment and `PATH` variables are set correctly, including the following:
  - ✧ `DESIGNWARE_HOME/bin` – The absolute path as described in the previous step.
  - ✧ `LM_LICENSE_FILE` – The absolute path to a file that contains the license keys for your third-party tools. Also, include the absolute path to the third-party executable in your `PATH` variable.  

```
% setenv LM_LICENSE_FILE <my_license_file|port@host>
```
  - ✧ `SNPSLMD_LICENSE_FILE` – The absolute path to a file that contains the license keys for the SCL software or the `port@host` reference to this file.  

```
% setenv SNPSLMD_LICENSE_FILE $LM_LICENSE_FILE  
<my_Synopsys_license_file|port@host>
```
  - ✧ `DW_LICENSE_FILE` – The absolute path to a file that contains the license keys for VIP product software or the `port@host` reference to this file.  

```
% setenv DW_LICENSE_FILE <my_VIP_license_file|port@host>
```

## 2.4 Downloading and Installing

You can download software from the Download center using either HTTPS or FTP, or with a command-line FTP session. If you do not know your Synopsys SolvNet password or you do not remember it, go to <http://solvnet.synopsys.com>.

You require the passive mode of FTP. The passive command toggles between the passive and active mode. If your FTP utility does not support the passive mode, use HTTP. For additional information, refer to the following web page:

[https://www.synopsys.com/apps/protected/support/EST-FTP\\_Accelerator\\_Help\\_Page.html](https://www.synopsys.com/apps/protected/support/EST-FTP_Accelerator_Help_Page.html)



### Attention

The Electronic Software Transfer (EST) system only displays products that your site is entitled to download. If the product you are looking for is not available, contact [est-ext@synopsys.com](mailto:est-ext@synopsys.com).

This section consists of the following sub-sections:

- ✧ “[Downloading From EST \(Download Center\)](#)” on page 16
- ✧ “[Downloading Using FTP With a Web Browser](#)” on page 17

## 2.4.1 Downloading From EST (Download Center)

- Point your web browser to <http://solvet.synopsys.com>.
- Enter your Synopsys SolvNet Username and Password.
- Click the Sign In button.
- Make the following selections on SolvNet to download the .run file of the VIP (See Figure 2-1).
  - Downloads tab
  - VC VIP Library product releases
  - <release\_version>
  - Download Here button
  - Yes, I Agree to the Above Terms button
  - Download .run file for the VIP

Figure 2-1 SolvNet Selections for VIP Download

The figure illustrates the steps to download a VIP file from the Synopsys SolvNet website. The process involves navigating through the 'Downloads' tab, selecting the 'Synopsys VIP Library' product releases, choosing the specific release version (e.g., J-2014.06), clicking the 'Download Here' button, agreeing to the terms, and finally downloading the .run file (e.g., vip\_amba\_svt\_2.45a.run).

For example:

Download vip\_amba\_svt\_2.45a.run



- e. Set the `DESIGNWARE_HOME` environment variable to a path where you want to install the VIP.  

```
% setenv DESIGNWARE_HOME VIP_installation_path
```
- f. Execute the `.run` file by invoking its filename. The VIP is unpacked and all files and directories are installed under the path specified by the `DESIGNWARE_HOME` environment variable. The `.run` file can be executed from any directory. The important step is to set the `DESIGNWARE_HOME` environment variable before executing the `.run` file.

**Note**

You may download multiple files simultaneously.

## 2.4.2 Downloading Using FTP With a Web Browser

Follow [Step a](#) to [Step e](#) of [Section 2.4.1](#) and then perform the following steps:

- a. Click the **Download via FTP** link instead of the **Download Here** button.
- b. Click the **Click Here To Download** button.
- c. Select the file(s) that you want to download.
- d. Follow browser prompts to select a destination location.

**Note**

If you are unable to download Verification IP using these instructions, see the [“Customer Support”](#) section to obtain support for download and installation.

## 2.5 Licensing

UART VIP uses Synopsys Common Licensing (SCL) software to control its usage. You can find general SCL information from the following link,

<http://www.synopsys.com/keys>

You can enable UART VIP by performing the license check in the order listed below. Once a required feature or a set of features are successfully checked-out, the VIP stops looking for other licenses. The type of license depends on product and portfolio type. You can use one of the following set of hierarchies:

- ◆ VIP-UART-SVT
- ◆ VIP-PROTOCOL-SVT
- ◆ VIP-SOC-LIBRARY-SVT
- ◆ VIP-LIBRARY-SVT + DesignWare-Regression

Only one license is consumed per simulation session, irrespective of how many VIP products are instantiated in a design.

The licensing key must reside in files that are indicated by specific environment variables. For information about setting these licensing environment variables, see “[The dw\\_vip\\_setup Command](#)” on page 21.

This section consists of the following subsections:

- ◆ “[License Keys](#)” on page 18
- ◆ “[License Polling](#)” on page 18
- ◆ “[Simulation License Suspension](#)” on page 18

### 2.5.1 License Keys

You can control which license is used using the `DW_LICENSE_OVERRIDE` environment variable, as follows:

- ◆ To use only `DESIGNWARE-REGRESSION` and `VIP-LIBRARY-SVT` licenses, set `DW_LICENSE_OVERRIDE` to `DESIGNWARE-REGRESSION VIP-LIBRARY-SVT`
- ◆ To use only a `VIP-UART-SVT` license, set `DW_LICENSE_OVERRIDE` to `VIP-UART-SVT`

If `DW_LICENSE_OVERRIDE` is set to any value and the corresponding feature is not available, the following license error message is issued:

```
ERROR: [LICENSING]: svt_uart_license_check - Encountered SLI error 'Override feature not allowed to authorize'
```

### 2.5.2 License Polling

If you request a license and none are available, the license polling allows your request to exist until the license is available instead of exiting immediately. To control license polling, use the `DW_WAIT_LICENSE` environment variable in the following way:

- ◆ To enable license polling, set the `DW_WAIT_LICENSE` environment variable to 1.
- ◆ To disable license polling, unset the `DW_WAIT_LICENSE` environment variable. By default, license polling is disabled.

### 2.5.3 Simulation License Suspension

All Verification IP products support license suspension. The simulator that support license suspension allows a model to check-in its license token while a simulator is suspended and then checkout the license token when the simulation is resumed.



**Note** This capability is simulator-specific; all simulators do not support license check-in during license suspension.

## 2.6 Environment Variable and Path Settings

The following environment variables and path settings are required by the UART VIP verification models:

1. Set `DESIGNWARE_HOME` to the following absolute path where the Synopsys UART VIP is recommended to be installed:  
`setenv DESIGNWARE_HOME absolute_path_to_designware_home`
2. Ensure that your environment and `PATH` variables are set correctly:
  - ◆ `DESIGNWARE_HOME`: The absolute path to where the VIP is installed.
  - ◆ `DW_LICENSE_FILE`: The absolute path to file that contains the license keys for the VIP product software or the port@host reference to this file.
  - ◆ `SNPSLMD_LICENSE_FILE`: The absolute path to file(s) that contains the license keys for Synopsys software (VIP and/or other Synopsys Software tools) or the port@host reference to this file.



### Note

For faster license checkout of Synopsys VIP software, ensure to place the desired license files at the front of the list of arguments to `SNPSLMD_LICENSE_FILE`.

- ◆ `LM_LICENSE_FILE`: The absolute path to a file that contains the license keys for both Synopsys software and/or your third-party tools.



### Note

You can set the Synopsys VIP License using any of the three license variables in the following order:

```
DW_LICENSE_FILE -> SNPSLMD_LICENSE_FILE -> LM_LICENSE_FILE
```

If `DW_LICENSE_FILE` environment variable is enabled, the VIP will ignore `SNPSLMD_LICENSE_FILE` and `LM_LICENSE_FILE` settings. Therefore, to get the most efficient Synopsys VIP license checkout performance, set the `DW_LICENSE_FILE` with only the License servers which contain Synopsys VIP licenses. Also, include the absolute path to the third party executable in your `PATH` variable.

### Simulator-Specific Settings

Your simulation environment and `PATH` variables must be set as required to support your simulator.

## 2.7 The dw\_vip\_setup Administrative Tool

A design directory is where UART VIP is set up for use in a testbench. A design directory is required for using the VIP, and for this, the `dw_vip_setup` utility is provided.

The `dw_vip_setup` utility allows you to create the design directory (`design_dir`), which contains the VIP components, support files (include files), and examples (if any). Add a specific version of the UART VIP from `DESIGNWARE_HOME` to the design directory.

The `dw_vip_setup` utility provides the following features:

- ◆ Adds, removes, or updates VIP models in a design directory

- ◆ Adds example testbenches to a design directory, UART VIP models they use (if necessary), and creates a script for simulating the testbench using any of the supported simulators
- ◆ Restores (cleans) example testbench files to their original state
- ◆ Reports information about your installation or design directory, including version information
- ◆ Supports Protocol Analyzer (PA)
- ◆ Supports the FSDB wave format

For a complete description of `dw_vip_setup`, see [“The `dw\_vip\_setup` Command”](#) on page 21.

UART VIP provides the following models:

- ◆ `uart_agent_svt`
- ◆ `uart_monitor_svt`
- ◆ `uart_txrx_svt`



#### Note

1.) For UVM, set the value of the `UVM_PACKER_MAX_BYTES` macro to 8000 on the command line as follows:

```
+define+UVM_PACKER_MAX_BYTES=8000
```

Otherwise, UART VIP issues a fatal error.

2.) For UVM, use the `UVM_DISABLE_AUTO_ITEM_RECORDING` macro to allow UART VIP to use the UVM automatic transaction begin-end triggering and recording feature. Otherwise, the VIP issues a fatal error.

To create a design directory and add a model to use it in a testbench, use the following command:

```
`${DESIGNWARE_HOME}/bin/dw_vip_setup -path design_dir -a(dd) <model1> -svtb
```

For example, ``${DESIGNWARE_HOME}/bin/dw_vip_setup -path design_dir -a uart_agent_svt -svtb`  
Or

```
`${DESIGNWARE_HOME}/bin/dw_vip_setup -path design_dir -a(dd) <model1> <model2>  
<model3> -svtb
```

For example, ``${DESIGNWARE_HOME}/bin/dw_vip_setup -path design_dir -a uart_agent_svt  
uart_monitor_svt uart_txrx_svt -svtb`

Or

```
`${DESIGNWARE_HOME}/bin/dw_vip_setup -path design_dir -a(dd) -model_list  
<input_file_containing_models_one_per_line> -svtb
```

For example, ``${DESIGNWARE_HOME}/bin/dw_vip_setup -path design_dir -a -model_list  
<filelist> -svtb`

```
cat filelist:
```

```
uart_agent_svt  
uart_monitor_svt  
uart_txrx_svt
```

After running the above command, model files are installed at the following location:

```
<design_dir>/include and <design_dir>/src
```

**Note**

You need to specify a pointer to these installed directories on simulator analyze or compile-options.

This section consists of the following subsections:

- ◆ [“Setting Environment Variables”](#) on page 21
- ◆ [“The dw\\_vip\\_setup Command”](#) on page 21

## 2.7.1 Setting Environment Variables

Before running `dw_vip_setup`, the `DESIGNWARE_HOME` environment must point to the location where the VIP is installed.

## 2.7.2 The dw\_vip\_setup Command

Invoke `dw_vip_setup` from the command prompt. The `dw_vip_setup` command checks the syntax of command-line arguments and makes sure that the requested input files exist. The syntax of the command is as follows:

```
% dw_vip_setup [-p[ath] directory] switch (model [-v[ersion] latest | version_no] )
```

or

```
% dw_vip_setup [-p[ath] directory] switch -m[odel_list] filename
```

where,

**[-p[ath] *directory*]**      The optional `-path` argument specifies the path to your design directory. When omitted, `dw_vip_setup` uses the current working directory.

*switch*

The `switch` argument defines the `dw_vip_setup` operation. [Table 2-1](#) lists switches and their applicable sub-switches.


**Table 2-1 Setup Program Switch Descriptions**

Switch	Description
<b>-a</b> [dd] ( <i>model</i> [-v[ersion] <i>version</i> ]) ...	<p>Adds the specified model or models to the specified design directory or the current working directory. If you do not specify a version, the latest version is assumed. The model names are as follows:</p> <ul style="list-style-type: none"> <li>• <code>uart_agent_svt</code></li> <li>• <code>uart_monitor_svt</code></li> <li>• <code>uart_txrx_svt</code></li> </ul> <p>The <code>-add</code> switch makes <code>dw_vip_setup</code> to build suite libraries from the same suite as the specified models, and to copy other necessary files from <code>\$DESIGNWARE_HOME</code>.</p>
<b>-r</b> [emove] <i>model</i>	<p>Removes all versions of the specified model or models from the design. The <code>dw_vip_setup</code> command does not attempt to remove any include files used solely by the specified model or models. The model names are as follows:</p> <ul style="list-style-type: none"> <li>• <code>uart_agent_svt</code></li> <li>• <code>uart_monitor_svt</code></li> <li>• <code>uart_txrx_svt</code></li> </ul>
<b>-u</b> [pdate] ( <i>model</i> [-v[ersion] <i>version</i> ]) ...	<p>Updates to the specified model version for the specified model or models. The <code>dw_vip_setup</code> script updates to the latest models when you do not specify a version. The model names are as follows:</p> <ul style="list-style-type: none"> <li>• <code>uart_agent_svt</code></li> <li>• <code>uart_monitor_svt</code></li> <li>• <code>uart_txrx_svt</code></li> </ul> <p>The <code>-update</code> switch causes <code>dw_vip_setup</code> to build suite libraries from the same suite as the specified models, and to copy other necessary files from <code>\$DESIGNWARE_HOME</code>.</p>
<b>-e</b> [xample] { <i>scenario</i>   <i>model/scenario</i> } [-v[ersion] <i>version</i> ]	<p>The <code>dw_vip_setup</code> script configures a testbench example for a single model or a system testbench for a group of models. The script creates a simulator-run program for all supported simulators.</p> <p>If you specify a scenario (or system), for example testbench, the models needed for the testbench are included automatically and do not need to be specified in the command.</p> <p><b>Note:</b> Use the <code>-info</code> switch to list all available system examples.</p>

**Table 2-1 Setup Program Switch Descriptions (Continued)**

Switch	Description
-ntb	Not supported.
-svtb	Use this switch to set up models and example testbenches for SystemVerilog UVM. The resulting design directory is streamlined and you can use it in SystemVerilog simulations.
-c[lean] { <i>scenario</i>   <i>model/scenario</i> }	Cleans the specified scenario or testbench in either the design directory (as specified by the -path switch) or the current working directory. This switch deletes all files in the specified directory, then restores all Synopsys-created files to their original contents.
-i[nfo] design   home[:<product>[:<version>[:<methodology>]]]	Generate an informational report on a design directory or VIP installation. <p>design: If the '-info design' switch is specified, the tool displays product and version content within the specified design directory to standard output. This output can be captured and used as a modellist file for input to this tool to create another design directory with the same content.</p> <p>home: If the '-info home' switch is specified, the tool displays product, version, and example content within the VIP installation to standard output. Optional filter fields can also be specified such as &lt;product&gt;, &lt;version&gt;, and &lt;methodology&gt; delimited by colons (:). An error will be reported if a nonexistent or invalid filter field is specified. Valid methodology names include: OVM, RVM, UVM, VMM, and VLOG.</p>
-h[elp]	Returns a list of valid dw_vip_setup switches and their correct syntax.
<i>model</i>	UART VIP models are as follows: <ul style="list-style-type: none"> <li>• uart_agent_svt</li> <li>• uart_monitor_svt</li> <li>• uart_txrx_svt</li> </ul> <p>The <i>model</i> argument defines a model or models that dw_vip_setup acts upon. This argument is not needed with -info or -help switches. All switches that require the <i>model</i> argument may also use a model list.</p> <p>You may specify a version for each listed model, using the -version option. If omitted, dw_vip_setup uses the latest version. The -update switch ignores model-version information.</p>
-m[odel_list] <i>filename</i>	The -model_list argument causes dw_vip_setup to use a user-specified file to define the list of models on which the program acts on. The <i>model_list</i> argument, like the <i>model</i> argument, can contain model-version information. Each line in a file contains the following syntax: <pre> model_name [-v version] -or- # Comments </pre>
-b/ridge	Updates the specified design directory to reference the current DESIGNWARE_HOME installation. All product versions contained in the design directory must also exist in the current DESIGNWARE_HOME installation.

**Table 2-1 Setup Program Switch Descriptions (Continued)**

Switch	Description
-pa	Enables run scripts and Makefiles generated by <code>dw_vip_setup</code> to support PA. If this switch is enabled, and the testbench example produces XML files, PA is launched and XML files are read at the end of the example execution. For run scripts, specify <code>-pa</code> . For Makefiles, specify <code>-pa = 1</code> .
-waves	Enables run scripts and Makefiles generated by <code>dw_vip_setup</code> to support the <code>fsdb waves</code> option. To support this capability, the testbench example must generate an FSDB file when compiled with the WAVES Verilog macro set to <code>fsdb</code> , that is, <code>+define+WAVES=\"fsdb\"</code> . If a <code>.fsdb</code> file is generated by the example, the Verdi nWave viewer is launched. For run scripts, specify <code>-waves fsdb</code> . For Makefiles, specify <code>WAVES=fsdb</code> .
-doc	Creates a doc directory in the specified design directory which is populated with symbolic links to the <code>DESIGNWARE_HOME</code> installation for documents related to the given model or example being added or updated.
-methodology <name>	When specified with <code>-doc</code> , only documents associated with the specified methodology name are added to the design directory. Valid methodology names include: OVM, RVM, UVM, VMM, and VLOG.
-copy	When specified with <code>-doc</code> , documents are copied into the design directory, not linked.
-simulator <vendor>	When used with the <code>-example</code> switch, only simulator flows associated with the specified vendor are supported with the generated run script and Makefile.   <b>Note</b> Currently the vendors VCS, MTI, and NCV are supported.



The `dw_vip_setup` command treats all lines beginning with `"#"` as comments.

## 2.8 Reporting Model and Example Versions

To determine the versions of UART VIP models installed in your `$DESIGNWARE_HOME` tree, use the following setup utility:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -i home |grep uart
```

It lists all VIP model versions and available examples. For example:

```
# uart_svt 0.10a 0.11a 0.13a 1.00a 1.01a 1.05a 1.10a 1.15a 1.16a 1.20a 1.25a 1.26a 1.30a
1.35a 1.36a 1.40a 1.41a 1.42a J-2014.12 J-2014.12-1 J-2014.12-Beta J-2014.12-Beta1 J-
2014.12-Beta2
```



```
# uart_agent_svt 0.10a 0.11a 0.13a 1.00a 1.01a 1.05a 1.10a 1.15a 1.16a 1.20a 1.25a 1.26a
1.30a 1.35a 1.36a 1.40a 1.41a 1.42a J-2014.12 J-2014.12-1 J-2014.12-Beta J-2014.12-Beta1
J-2014.12-Beta2
# uart_monitor_svt 0.10a 0.11a 0.13a 1.00a 1.01a 1.05a 1.10a 1.15a 1.16a 1.20a 1.25a
1.26a 1.30a 1.35a 1.36a 1.40a 1.41a 1.42a J-2014.12 J-2014.12-1 J-2014.12-Beta J-
2014.12-Beta1 J-2014.12-Beta2
# uart_txrx_svt 0.10a 0.11a 0.13a 1.00a 1.01a 1.05a 1.10a 1.15a 1.16a 1.20a 1.25a 1.26a
1.30a 1.35a 1.36a 1.40a 1.41a 1.42a J-2014.12 J-2014.12-1 J-2014.12-Beta J-2014.12-Beta1
J-2014.12-Beta2
# uart_svt/tb_uart_svt_ovm_basic_sys
# uart_svt/tb_uart_svt_ovm_cfg_validator
# uart_svt/tb_uart_svt_ovm_disable_txrx_handshake_intermediate_sys
# uart_svt/tb_uart_svt_ovm_intermediate_sys
# uart_svt/tb_uart_svt_uvm_basic_program_sys
# uart_svt/tb_uart_svt_uvm_basic_sys
# uart_svt/tb_uart_svt_uvm_cfg_validator
# uart_svt/tb_uart_svt_uvm_disable_txrx_handshake_intermediate_sys
# uart_svt/tb_uart_svt_uvm_intermediate_sys
# uart_svt/tb_uart_svt_verilog_basic_sys
# uart_svt/tb_uart_svt_uvm_diff_top_clock_intermediate_sys
```

**Tables 2-2** describes SystemVerilog UVM example testbenches that show general usage for various applications.

**Table 2-2 SystemVerilog Example Summary**

Example Name	Level	Description
tb_uart_svt_uvm_basic_sys	Basic	<p>The example consists of the following:</p> <ul style="list-style-type: none"> <li>• A top-level testbench in SystemVerilog</li> <li>• A dummy DUT in the testbench, which has two UART interfaces</li> <li>• A UVM verification environment</li> <li>• UART VIP components in the UVM verification environment</li> <li>• Three tests illustrating base, directed, and random transaction generation.</li> </ul> <p>A quickstart for this example is available at the following location:</p> <pre>\$DESIGNWARE_HOME/vip/svt/uart_svt/latest/examples/sverilog/tb_uart_svt_uvm_basic_sys/doc/tb_uart_svt_uvm_basic_sys/index_basic.html</pre>
tb_uart_svt_uvm_basic_program_sys	Basic	<p>The example consists of the following:</p> <ul style="list-style-type: none"> <li>• A top-level testbench in SystemVerilog</li> <li>• The program block includes UVM tests, calls the run_test() method, which runs all tests</li> <li>• A UVM verification environment</li> <li>• UART VIP components in the UVM verification environment</li> <li>• Three tests illustrating base, directed, and random transaction generation.</li> </ul>

**Table 2-2 SystemVerilog Example Summary**

Example Name	Level	Description
tb_uart_svt_uvm_intermediate_sys	Intermediate	<p>The example consists of the following:</p> <ul style="list-style-type: none"> <li>• A top-level testbench in SystemVerilog</li> <li>• A dummy DUT in the testbench, which has two UART interfaces</li> <li>• A UVM verification environment</li> <li>• UVM VIP components in the UVM verification environment</li> <li>• Tests illustrating the usage of verification features, such as sequence collection, PA, exceptions, callbacks, coverage, subscriber and scoreboard</li> </ul> <p>The quickstart for this example is available at the following location:  <code>\$DESIGNWARE_HOME/vip/svt/uart_svt/latest/examples/sverilog/tb_uart_svt_uvm_intermediate_sys/doc/tb_uart_svt_uvm_intermediate_sys/index_intermediate.html</code></p>
tb_uart_svt_uvm_disable_txrx_handshake_intermediate_sys	Intermediate	<p>The example consists of the following:</p> <ul style="list-style-type: none"> <li>• A top-level testbench in SystemVerilog</li> <li>• A dummy DUT in the testbench, which has two UART interfaces</li> <li>• A UVM verification environment</li> <li>• UVM VIP components in the UVM verification environment</li> <li>• Tests illustrating the usage of full-hardware handshaking by disabling TX/RX handshake configuration</li> </ul>
tb_uart_svt_uvm_diff_top_clock_intermediate_sys	Intermediate	<p>The example consists of the following:</p> <ul style="list-style-type: none"> <li>• A top-level testbench in SystemVerilog.</li> <li>• A dummy DUT in the testbench, which has two UART interfaces.</li> <li>• An UVM verification environment</li> <li>• UVM VIP components in the UVM verification environment</li> <li>• Tests illustrating the usage of the following: <ul style="list-style-type: none"> <li>- Different sample rates between DTE and DCE</li> <li>- Different Baud divisor between DTE and DCE</li> </ul> </li> </ul>

You can perform the following steps to install and run the `tb_uart_svt_uvm_basic_sys` example:.

- Install the example using the following commands:

```
% cd <location where example is to be installed>
% mkdir design_dir <provide any name of your choice>
% $DESIGNWARE_HOME/bin/dw_vip_setup -path ./design_dir -e
uart_svt/tb_uart_svt_uvm_basic_sys -svtb
```

The example gets installed in the following location:

```
<design_dir>/examples/sverilog/uart_svt/tb_uart_svt_uvm_basic_sys
```

- b. Run the testbench using the sim script. Tests are provided in the `tests` directory.

For example, to run the `ts.directed_test.sv` test, use the following command:

```
./run_uart_svt_uvm_basic_sys -w directed_test vcsvlog-svlog
```

Invoke `./run_uart_svt_uvm_basic_sys -help` to show more options.

For more details regarding installing and running the example, refer to the README file from the following location:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/examples/sverilog/tb_uart_svt_uvm_basic_sys/README
```

or

```
<design_dir>/examples/sverilog/uart_svt/tb_uart_svt_uvm_basic_sys/README
```



You can use the above steps to install and run the `tb_uart_svt_uvm_intermediate_sys` example also.



## 3

# Design Directory Maintenance

This chapter leads you through design directory maintenance. The chapter discusses the following topics:

- ❖ [“Adding a Single VIP”](#) on page 29
- ❖ [“Include and Import VIP Files into Your Test Environment”](#) on page 30
- ❖ [“VIP Compile-Time and Runtime Options”](#) on page 31
- ❖ [“Verifying Installation”](#) on page 32

## 3.1 Adding a Single VIP

Once you have installed the VIP, you must set up the VIP for use. All VIP suites contain various components, such as transceivers, masters, slaves, and monitors depending on a protocol. The setup process gathers all the required component files you need to incorporate into your testbench and simulation runs.

You have the choice to set up all of them or only specific components. For example, UART VIP contains the following components:

- ◆ `uart_agent_svt`: It is an agent component that encapsulates a sequencer, driver, and monitor.
- ◆ `uart_monitor_svt`: It samples traffic from an interface and captures the traffic in a log file.
- ◆ `uart_txxr_svt`: It is a driver component that drives transactions on to an interface.

You can set up either an individual component or the entire set of components within one protocol suite. Use the Synopsys tool, namely `dw_vip_setup`, for these tasks. It resides in `$DESIGNWARE_HOME/bin`. To get help on `dw_vip_setup`, use the following command:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup --help
```

The `dw_vip_setup` utility creates three directories in `design_dir`, which contain all necessary model files. The following three directories include files for every VIP:

- ◆ **examples**: Each VIP includes example testbenches. The `dw_vip_setup` utility adds them in this directory, along with a script for simulation. If an example testbench is specified on the command line, this directory contains all files required for model, suite, and system testbenches.
- ◆ **include**: Language-specific include files that contain critical information for VIP models. The `include/sverilog` directory is specified in simulator commands to locate model files.
- ◆ **src**: Synopsys-specific include files. The `src/sverilog/vcs` directory must be included in the simulator command to locate model files.

**Note**

Some components are top level and they set up the entire suite. You have the choice to set up the entire suite or just one component such as a monitor.

**Attention**

There must be only one `design_dir` installation per simulation, regardless of the number of Verification and Implementation IPs you have in your project. It is recommended not to create this directory in `$DESIGNWARE_HOME`.

## 3.2 Include and Import VIP Files into Your Test Environment

After you set up models, you must include and import various files into your top testbench files to use the VIP. Following is a code snippet of includes and imports for UART:

```
/* include uvm package before VIP includes, If not included elsewhere*/
`include "uvm_pkg.sv"

/* include UART VIP interface */
`include "svt_uart_if.svi"

/** Include the UART UVM package */
`include "svt_uart.uvm.pkg"

/** Import UVM Package */
import uvm_pkg::*;

/** Import the SVT UVM Package */
import svt_uvm_pkg::*;

/** Import the UART UVM Package */
import svt_uart.uvm.pkg::*;
```

You must also include various VIP directories on simulator's command line. Add the following switches and directories to all compile scripts:

- ◆ +incdir+<design\_dir>/include/verilog
- ◆ +incdir+<design\_dir>/include/sverilog
- ◆ +incdir+<design\_dir>/src/verilog/<vendor>
- ◆ +incdir+<design\_dir>/src/sverilog/<vendor>

Supported vendors are vcs, mti, and ncx. For example:

```
+incdir+<design_dir>/src/sverilog/vcs
```

Using the previous examples, the <design\_dir> directory would be `/tmp/design_dir`.

### 3.3 VIP Compile-Time and Runtime Options

Every Synopsys provided example has ASCII files containing compile-time and runtime options. The examples for models are located at the following location:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/examples/sverilog/<test_name>
```

where, <test\_name> = tb\_uart\_svt\_uvm\_basic\_sys, tb\_uart\_svt\_uvm\_basic\_program\_sys, tb\_uart\_svt\_uvm\_intermediate\_sys, or tb\_uart\_svt\_uvm\_disable\_txrx\_handshake\_intermediate\_sys

The following files contain the options:

- ◆ For compile-time options:

```
sim_build_options (also, vcs_build_options)
```

- ◆ For runtime options:

```
sim_run_options (also, vcs_run_options)
```

These files contain both optional and required switches. For UART, the following are the contents of each file, listing optional and required switches:

vcs\_build\_options

Required: +define+SVT\_UVM\_TECHNOLOGY

Required: +define+UVM\_PACKER\_MAX\_BYTES=8000

Required: +define+UVM\_DISABLE\_AUTO\_ITEM\_RECORDING

Optional: -timescale=1ns/1ps

Required: +define+SVT\_UART

Required: +define+SYNOPSYS\_SV



#### Note

UVM\_PACKER\_MAX\_BYTES define needs to be set to maximum value as required by each VIP title in your testbench. For example, if VIP title 1 needs VM\_PACKER\_MAX\_BYTES to be set to 8192, and VIP title 2 needs UVM\_PACKER\_MAX\_BYTES to be set to 500000, you need to set UVM\_PACKER\_MAX\_BYTES to 500000.

vcs\_run\_options

Required: +UVM\_TESTNAME=\$scenario



#### Note

scenario is the UVM test name you pass to VCS.

## 3.4 Verifying Installation

This section consists of the following subsections:

- ◆ [“Installing and Running Examples”](#) on page 32
- ◆ [“Verifying License Setup”](#) on page 34

### 3.4.1 Installing and Running Examples

This section consists of the following subsections:

- ◆ [“Installing a VIP Example”](#) on page 32
- ◆ [“Running a VIP Example”](#) on page 33

#### 3.4.1.1 Installing a VIP Example

To install the VIP by extracting it from the `.run` file, perform the following steps:

- Open a UNIX terminal and browse to the directory, where the `.run` file resides.
- Change the permissions for the `.run` file to executable using the following command:  

```
chmod u+x vip_uart_svt_J-2014.12.run
```

where, `vip_uart_svt_J-2014.12.run` is the name of the `.run` file you downloaded from SolvNet.
- Create a directory where you want to extract the VIP present in the `.run` file. This directory is named as `DESIGNWARE_HOME`. For example, `mkdir dw_home`
- Set the `DESIGNWARE_HOME` environment variable to a path where you want to install the VIP. For this use the following command:  

```
setenv DESIGNWARE_HOME <dw_home path>
```
- Execute the `.run` file by invoking its name and by specifying the directory. For this use the following command:

```
vip_uart_svt_J-2014.12.run --dw_home <path>
```

The command extracts the VIP from the `.run` file and creates the following three directories:

- ◆ `bin`
- ◆ `doc`
- ◆ `vip`



### 3.4.1.2 Running a VIP Example

To run a VIP example, perform the following steps:

- a. Create a directory in which you want to extract the VIP examples.

For example, `mkdir design_dir`

- b. Set your `VCS_HOME` environment variable.

- c. Set your `DISPLAY` environment variable using the following command:

```
setenv DISPLAY <machine's $DISPLAY value>
```

1. Go to the `design_dir` directory and extract the VIP examples using the following command:

```
$DESIGNWARE_HOME /bin/dw_vip_setup -path <path of design_dir> -example <path of example> -svtb
```

For example, `$DESIGNWARE_HOME/bin/dw_vip_setup -path`

```
../design_dir -example
```

```
uart_svt/tb_uart_svt_uvm_basic_sys -svtb
```

2. Tests are present in the tests directory. Go to the directory above tests directory.

For example, `cd examples/sverilog/uart_svt/tb_uart_svt_uvm_basic_sys/`

3. You can run a test, using any one of the following method:

- a. Using makefile

For example, to run the `ts.directed_test.sv` test, use the following command:

```
gmake USE_SIMULATOR=vcsvlog directed_test WAVES=fsdb
```



#### Note

Invoke `gmake --help` to view more options

- b. Using the sim script

For example, to run the `ts.random_test.sv` test, use the following command:

```
./run_uart_svt_uvm_basic_sys -w random_test vcsvlog
```



#### Note

Invoke `./run_uart_svt_uvm_basic_sys -help` to view more options.

### 3.4.1.3 Getting Help on Example Run/make Scripts

You can get help on the generated make/run scripts in the following ways:

1. Invoke the run script with no switches, as in:

```
run_uart_svt_uvm_basic_sys
```

```
run_uart_svt_uvm_basic_sys [-32] [-verbose] [-debug_opts] [-waves] [-clean] [-nobuild]  
[-norun] [-pa] <scenario> <simulator>
```

where <scenario> is one of: `all base_test`

`directed_test random_test reconfig_test`

<simulator> is one of: `vcsvlog vcsmxvlog mtivlog vcsmxpcvlog vcsmxpipvlog ncuvlog  
vcspcvlog`

`-32` forces 32-bit mode on 64-bit machines

`-verbose` enable verbose mode during compilation

`-debug` enable debug mode for SVT simulations

`-waves [fsdb|verdi|dump]` enables waves dump and optionally opens viewer (VCS only)

`-clean` clean simulator generated files

`-nobuild` skip simulator compilation

```
-norun exit after simulator compilation  
-pa invoke PA after execution
```

## 2. Invoke the make file with help switch as in:

```
gmake help  
Usage: gmake USE_SIMULATOR=<simulator> [VERBOSE=1] [DEBUG=1] [FORCE_32BIT=1]  
[WAVES=fsdb|verdi|dump] [NOBUILD=1] [PA=1] [<scenario> ...]  
Valid simulators are: vcsvlog vcsmxvlog mtivlog vcsmxpcvlog vcsmxpipvlog ncvlog  
vcspcvlog  
Valid scenarios are: all base_test directed_test random_test reconfig_test
```



### Note

You must have PA installed if you use the -pa or PA=1 switches.

## 3.4.2 Verifying License Setup

To enable the printing of licenses which are checked out while running VIP examples, set the following environment variable:

```
setenv SLI_DEBUG_SERVER 1
```

By doing this, you can check which licensing keys are checked-out in Section [2.5 “Licensing”](#) on page [17](#).

# 4

## Overview of the VIP

---

This chapter introduces UART VIP within a UVM environment and describes data objects and components that comprise the VIP. This chapter describes various verification features available along with UART VIP.

This chapter consists of the following topics:

- ❖ [“Introduction to UVM”](#) on page 36
- ❖ [“VIP in a UVM Environment”](#) on page 36
- ❖ [“VIP User Interface”](#) on page 39
- ❖ [“Functional Coverage”](#) on page 49
- ❖ [“Protocol Checks”](#) on page 52
- ❖ [“Sequence Collection”](#) on page 52

## 4.1 Introduction to UVM

UVM is an object-oriented approach. It provides a blueprint for building testbenches using constrained random verification. In addition, the resulting structure supports directed testing.

This chapter describes data objects that support higher structures which comprise UART VIP. This chapter describes the usage of UART VIP in a UVM environment and its user interface. For information on attributes and properties of the objects mentioned in this chapter, see the class reference HTML guide.

This chapter assumes that you are familiar with SystemVerilog and UVM. For more information, see the following:

- ◆ For the IEEE SystemVerilog standard, see the following:
  - ◆ [IEEE Standard for SystemVerilog](#) - Unified Hardware design, specification, and verification language
- ◆ For essential reference guides describing UVM as it is represented in SystemVerilog along with a class reference, see [www.accellera.org](http://www.accellera.org).

## 4.2 VIP in a UVM Environment

This section describes the following components:

- ◆ [“VIP Agent”](#) on page 36
- ◆ [“Active and Passive Mode”](#) on page 38

### 4.2.1 VIP Agent

VIP agent can be configured as either of the following mode:


- ◆ [“DTE Agent”](#)
- ◆ [“DCE Agent”](#)

#### 4.2.1.1 DTE Agent

When VIP agent is configured in the DTE mode, it encapsulates a DTE sequencer, DTE driver, and DTE monitor. The DTE driver gets transactions from the DTE sequencer, the DTE driver then drives transactions on the port. After a transaction is complete, the analysis port of the DTE monitor provides the completed sequence item to testbench. You can run user-defined sequences on the DTE sequencer.

You can configure VIP agent in the DTE mode to operate either in an active mode or a passive mode. You can configure VIP agent as the DTE mode using the *UART VIP agent configuration* property. You should provide information of VIP agent configuration in the build phase of a test.

[Figures 4-1](#) shows the usage with standalone DTE agent.

**Figure 4-1 Usage With Standalone DTE Agent**


#### 4.2.1.2 DCE Agent

When VIP agent is configured in the DCE mode, it encapsulates a DCE sequencer, DCE driver, and DCE monitor. The DCE driver gets transactions from the DCE sequencer, the DCE driver then drives transactions on the port. After a transaction is complete, the analysis port of the DCE monitor provides the completed sequence item to testbench. You can run user-defined sequences on the DCE sequencer.

You can configure VIP agent in the DCE mode to operate either in an active mode or a passive mode. You can configure VIP agent as the DCE mode using the *UART VIP agent configuration* property. You should provide information of VIP agent configuration in the build phase of a test.

Figures 4-2 shows the usage with standalone DCE agent.

Figure 4-2 Usage With Standalone DCE Agent



## 4.2.2 Active and Passive Mode

Tables 4-1 lists the behavior of agents in active and passive modes.

Table 4-1 Components In Active and Passive Modes

Component Behavior in Active Mode	Component Behavior in Passive Mode
In active mode, agent components generate transactions on the signal interface.	In passive mode, agent components do not generate transactions on the signal interface. These components only sample the signal interface.
Agent components continue to perform passive functionality of coverage and protocol checking. <b>Note</b> You can enable or disable this functionality through configuration options.	Agent components monitor input and output signals, and perform passive functionality, such as coverage and protocol checking. <b>Note</b> You can enable or disable this functionality through configuration options.
Port monitor within components performs protocol checks only on sampled signals. Therefore, Port monitor does not perform protocol checks on the signals that are driven by an agent, because while the agent is driving an exception, the monitor should not flag an error, since driving is an exception (error injection).	Port Monitor within components performs protocol checks on all signals. In passive mode, signals are considered as input signals.
Delay values reported in Verification IP transaction provided by agent component are the values provided by you and not sampled delay values.	Delay values reported in the Verification IP transaction provided by agents are sampled delay values on the bus.

## 4.3 VIP User Interface

This section gives an overview of user interface in UART VIP using the following subsections:

- ◆ [“Configuration Objects”](#) on page 39
- ◆ [“Transaction Objects”](#) on page 42
- ◆ [“Analysis Ports”](#) on page 44
- ◆ [“Constraints”](#) on page 44
- ◆ [“Exceptions”](#) on page 47
- ◆ [“Callbacks”](#) on page 47
- ◆ [“Interfaces and Modports”](#) on page 48
- ◆ [“Events”](#) on page 49
- ◆ [“Logging”](#) on page 49

### 4.3.1 Configuration Objects

Configuration objects convey agent-level testbench configuration. The configuration of agents is done in the `build()` phase of the environment or the testcase. Configuration objects contain built-in constraints, which come into effect when configuration objects are randomized.

UART VIP defines the following configuration classes:

- ◆ [“VIP Configuration”](#) on page 39
- ◆ [“VIP Agent Configuration”](#) on page 41

#### 4.3.1.1 VIP Configuration

The `svt_uart_configuration` class contains UART protocol configuration information, which is applicable across the entire environment. UART configuration mainly specifies the following attributes:

- ◆ [“Common Attributes”](#) on page 40
- ◆ [“Attributes for Hardware Handshaking”](#) on page 40
- ◆ [“Attributes for Software Handshaking”](#) on page 40

#### 4.3.1.1.1 Common Attributes

- ◆ Data width
- ◆ Baud divisor
- ◆ Handshake type
- ◆ Enable or disable driving of the Baud Out pin
- ◆ Receiver buffer size
- ◆ Stop bit
- ◆ Parity type
- ◆ Enable or disable Fractional Baud divisor
- ◆ Fractional Baud divisor
- ◆ Fractional Divisor Period
- ◆ Fractional MULT Median
- ◆ Enable or disable calling of `put_response()` from a driver to put response object back to a sequencer
- ◆ Sample rate
- ◆ Enable Sample rate other than 16
- ◆ Enable rs485 associated checker rules

#### 4.3.1.1.2 Attributes for Hardware Handshaking

- ◆ Enable or disable the RTS-CTS handshake
- ◆ Enable or disable the DTR-DSR handshake
- ◆ Enable or disable the Tx/Rx handshake

#### 4.3.1.1.3 Attributes for Software Handshaking

- ◆ Data pattern for XON and XOFF
- ◆ Maximum delay between the XON packet and the XOFF packet
- ◆ Enable or disable wait for the XON packet before DTE sends the first transaction after power is up



### 4.3.1.2 VIP Agent Configuration

The agent configuration class, `svt_uart_agent_configuration`, is derived from the `svt_uart_configuration` class. This contains configuration information, which is applicable to individual DTE or DCE agent in the environment.

Common configuration attributes for DTE and DCE agents are as follows:

- ◆ Active or passive mode of the DTE or DCE agent
- ◆ Enable or disable protocol checks
- ◆ Enable or disable Functional coverage
- ◆ Enable or disable Toggle coverage
- ◆ Enable or disable Protocol Analyzer (PA)
- ◆ Enable or disable Monitor log
- ◆ Enable or disable protocol checks-related functional coverage

For details on individual members of configuration classes, see UART VIP class reference HTML documentation:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_agent_configuration.html
```

### 4.3.2 Transaction Objects

Transaction objects, which extend from the `uvm_sequence_item` base class, define a unit of UART protocol information. The attributes of transaction objects are public and are accessed directly for setting and getting values. Most transaction attributes can be randomized.

Transaction objects store data content and the protocol execution information for transactions in terms of timing details of transactions.

Transaction objects are used to do the following:

- ◆ Generate Random and Directed stimulus
- ◆ Report observed transactions
- ◆ Collect functional coverage statistics
- ◆ Support error injection

Class properties are public and accessed directly to set and read values except those properties, which are not meant to be set by users. For example: `direction`, `received_packet`, and `received_parity`. Transaction objects support randomization and provide built-in constraints.

The VIP provides the following two constraints:

- ◆ The `valid_ranges` constraint: It limits generated values to those acceptable to a driver. These constraints ensure basic VIP operations and should never be disabled.
- ◆ The `reasonable_*` constraint: It can be disabled individually or as a block. It limits the simulation by doing the following:
  - ✧ Enforcing the protocol: These constraints are typically enabled unless errors are injected in simulation.
  - ✧ Setting simulation boundaries: Disabling these constraints may slow simulation and introduce system memory issues.

The VIP supports extending transaction data classes for customizing randomization constraints. This allows you to disable some `reasonable_*` constraints and replace them with constraints appropriate to your system. The individual `reasonable_*` constraint maps to independent fields, each of which can be disabled. The class provides the `reasonable_constraint_mode()` method to enable or disable blocks of the `reasonable_*` constraints.

The VIP defines the following transaction classes:

- ◆ `svt_uart_transaction`: This class represents the data transaction for the VIP and used by the `svt_uart_agent` class. It contains the attributes of a transaction, such as packet count, break condition, payload, and so on. It also provides the timing information of a transaction, that is, delays to assert RTS or CTS signals and inter-cycle delay between two packets.

The monitor uses the `svt_uart_transaction` class directly to construct a response object. The class has the following properties:

- ✧ It contains the following attributes which are relevant for software handshaking (In-band):
  - send\_xoff\_data\_pattern
  - send\_xon\_data\_pattern
- ✧ It contains the following attributes which are relevant for hardware handshaking (Out-band):
  - delay\_cts
  - delay\_rts
  - drive\_dsr\_signal
  - drive\_dtr\_signal
  - dsr\_signal\_value
  - dtr\_signal\_value
- ✧ It contains some other public attributes, which are as follows:
  - enable\_packet\_generation
  - packet\_count
  - inter\_cycle\_delay
  - buffer\_flush\_delay
  - break\_cond
  - payload[ ]
- ✧ It contains the following attributes to construct a response object:
  - received\_packet[ ]
  - received\_parity[ ]
  - direction

A transaction object contains a handle to a configuration object, which provides the configuration of a port on which a transaction is applied. The configuration is used during randomizing the transaction. The configuration is available in the sequencer of the VIP agent. The user sequence should initialize the configuration handle in the transaction using the configuration available in the sequencer of the VIP agent. If the configuration handle in the transaction is null at the time of randomization, the transaction issues a fatal message.

For details on the individual members of transaction classes, refer to the following UART VIP Class reference HTML documentation:

`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_transaction.html`

### 4.3.3 Analysis Ports

In active as well as passive mode of operation of the DTE or DCE agent, you can use the analysis port for connecting to the scoreboard, or for any other purpose, where a transaction object, that is, `svt_uart_transaction` for the completed transaction is required. The monitor in the agent provides an analysis port. At the end of a transaction, the monitor within the agent provides the completed object, `svt_uart_transaction` from its analysis port.

Analysis ports for transmit and receive ports are as follows:

- ◆ `svt_uart_monitor::tx_xact_observed_port`
- ◆ `svt_uart_monitor::rx_xact_observed_port`

### 4.3.4 Constraints


UART VIP uses objects with constraints for transactions, configurations, and exceptions. Tests performed in UVM flow are primarily defined by constraints. Constraints define the range of randomized values that create each object during simulation.

Classes that provide random attributes allow you to constrain the contents of the resulting object. When the `randomize()` method, which is a built-in method, is enabled, all random attributes are randomized using all constraints that are enabled.

Constraint randomization provides additional methods to assign class members using several ways to control the process. The following techniques are applied during randomization:

- ◆ Randomization only occurs when an object's `randomize()` method is activated, and the test code determines the occurrence of the randomization.
- ◆ Constraints form a set of rules to follow when randomization is performed. The outcome of testbench can be determined by controlling constraints. Direct control can be exerted by constraining a member to a single value. Constraints can also be enabled or disabled.
- ◆ Each randomization member has a randomization mode that can be turned ON or OFF, providing individual control for randomization.
- ◆ You can assign a member to a value at any time. Randomization does not affect other methods of assigning class members.

[Figures 4-3](#) shows the scope of constraints that are part of UART VIP.

**Figure 4-3 Constraints: Valid Ranges, Reasonable, and User-Defined**

This section consists of the following subsections:

- ◆ [“Valid Range Constraints”](#) on page 45
- ◆ [“Reasonable Constraints”](#) on page 46
- ◆ [“User-Defined Constraints”](#) on page 46

#### 4.3.4.1 Valid Range Constraints

Valid range constraints are as follows:

- ◆ Provided with UART VIP
- ◆ Keep values within a range that components can handle
- ◆ Are not tied to protocol limits
- ◆ On by default, and should not be turned off or modified

For transaction-class valid range of constraints, see the following class reference path:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_transaction.html#item_valid_ranges
```

For configuration-class valid range of constraints, see the following class reference path:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_configuration.html#item_valid_ranges
```

#### 4.3.4.2 Reasonable Constraints

Reasonable constraints are as follows:

- ◆ Provided with UART VIP
- ◆ Keep values within protocol limits (typically) to generate worthwhile traffic
- ◆ In some cases, keep simulations to a reasonable length and size
- ◆ Defined to be reasonable by Synopsys (user can override)
- ◆ May result in conditions that are a subset of the protocol
- ◆ On by default and can be turned off or modified (You should review these constraints)

For transaction-class reasonable range of constraints, see the following class reference path:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_transaction.html
```

For configuration-class reasonable range of constraints, see the following class reference path:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_configuration.html
```

#### 4.3.4.3 User-Defined Constraints

User-defined constraints are as follows:

- ◆ Provides a method to define specific tests
- ◆ Constraints that are not within a valid range are excluded during randomization

All constraints that are enabled are included during simulation.

**Note**

Constraint solver resolves any conflicts.

### 4.3.5 Exceptions

Exceptions are errors that are introduced into a transaction for the purpose of testing the DUT and to check its response in error scenarios. This can be done for agent transactions. The error injections are as follows:

- ◆ PARITY\_ERROR
- ◆ FRAMING\_ERROR
- ◆ NO\_OP\_ERROR

For more details on exceptions, refer to the UART VIP class reference HTML document:

`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_transaction_exception_list.html`

### 4.3.6 Callbacks

Callbacks are an access mechanism that enable the insertion of user-defined code and allow access to objects for scoreboarding and functional coverage. Each DTE or DCE agent is associated with a callback class that contains a set of callback methods. These methods are called as a part of the normal flow of a procedural code. There are the following differences between callback methods and other methods that set them apart:

- ◆ Callbacks are virtual methods with no initial code, so they do not provide any functionality unless they are extended. The exception to this rule is that some of the callback methods for functional coverage already contain a default implementation of a coverage model.
- ◆ The callback class is accessible to you, so the class can be extended. Including the testbench-specific extensions of default callback methods, the testbench-specific variables and methods control the behavior of supported callbacks in the testbench.
- ◆ Callbacks are called within the sequential flow at places where an external access is useful. In addition, the arguments to methods include the references to relevant data objects. For example, just before a monitor puts a transaction object into an analysis port is a good point to sample for functional coverage since the object reflects the activity that just happened on pins. A callback at this point with an argument referencing the transaction object allows this exact scenario.
- ◆ There is no need to invoke callback methods for the callbacks that are not extended. To avoid a loss of performance, callbacks are not executed by default.

UART VIP uses callbacks in the following three main applications:

- ◆ Access for functional coverage
- ◆ Access for scoreboarding
- ◆ Insertion of the user-defined code

This section consists of the following subsection:

- ◆ [“Agent Callbacks”](#) on page 48

### Agent Callbacks

In the agent, callback methods are called by driver and monitor components. The following callback classes, which contain the callback methods are invoked by the agent:

- ◆ `svt_uart_txx_callback`
- ◆ `svt_uart_monitor_callback`

For details of these classes, see the following UART VIP class reference HTML documentation:

`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_txx_callback.html`

and

`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_monitor_callback.html`

### Scoreboarding

Scoreboarding can be achieved by the following two ways:

- ◆ Using Monitor analysis ports: See Section [“Analysis Ports”](#) on page 44.
- ◆ Using Agent callbacks: See Section [“Agent Callbacks”](#) on page 48.

## 4.3.7 Interfaces and Modports

SystemVerilog models signal connections using interfaces and modports. Interfaces define the set of signals, which make up a port connection. Modports define the collection of signals for a given port, the direction of the signals, and the clock with respect to which these signals are driven and sampled.

The VIP provides SystemVerilog interface, which can be used to connect the VIP to the DUT. Synopsys defines the top-level interface, `svt_uart_if`.

This SystemVerilog 'interface' definition declares all of signals (scoped within an instance of this interface) that are specified by the protocol. The interface declares 'modports' that are to be used as logical port connections for components.

The port interface, `svt_uart_if`, contains the following modports, which you should use to connect the VIP to the DUT:

- ◆ `svt_uart_monitor_modport`: The monitor component uses this modport inside DTE and DCE agents.



### 4.3.8 Events

UART VIP provides the following monitor events:

- ◆ `EVENT_RX_START_DETECTED`: Event triggers when start bit is detected by the receiver.
- ◆ `EVENT_RX_STOP_DETECTED`: Event triggers when stop bit is detected by the receiver.
- ◆ `EVENT_TX_START_DETECTED`: Event triggers when start bit is detected by the transmitter.
- ◆ `EVENT_TX_STOP_DETECTED`: Event triggers when stop bit is detected by the transmitter.
- ◆ `EVENT_TX_XACT_ENDED`: Event triggers when a transaction has completed.
- ◆ `EVENT_XOFF_DETECTED`: Event triggers when XOFF data pattern is detected.
- ◆ `EVENT_XON_DETECTED`: Event triggers when XON data pattern is detected.

### 4.3.9 Logging

The VIP monitor has the capability to generate trace messages which are captured into trace files. To enable or disable generation of such files, see the class reference HTML document:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_agent_configuration.html#item_enable_traffic_log
```

## 4.4 Functional Coverage

This section consists of the following subsections:

- ◆ [“Built-In Coverage” on page 49](#)
- ◆ [“Coverage Callback Classes” on page 50](#)
- ◆ [“Enabling Built-In Coverage” on page 52](#)

### 4.4.1 Built-In Coverage

UART VIP provides the following types of built-in coverage:

- ◆ [“Transaction-Based Coverage” on page 50](#)
- ◆ [“Toggle-Based Coverage” on page 50](#)
- ◆ [“Pattern-Based Coverage” on page 50](#)

For more details on covergroups, see the UART VIP class reference HTML document:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/level1_covergroups.html
```

#### 4.4.1.1 Transaction-Based Coverage

Transaction-based coverage is a coverage collection based on the properties of transactions generated by UART DCE and UART DTE.

#### 4.4.1.2 Toggle-Based Coverage

Toggle-based coverage is a signal-level coverage. Toggle coverage provides the baseline information that a system is connected properly and that a higher-level coverage or compliance failures are not simply the result of connectivity issues. Toggle coverage answers the question whether a bit changes from a value of 0 to 1 and back from 1 to 0. This type of coverage does not show every value of a multi-bit vector but it measures that all individual bits of a multi-bit vector toggle.

#### 4.4.1.3 Pattern-Based Coverage

It covers pattern-based specific scenarios to recognize the sequence of a payload in transactions, etc.

### 4.4.2 Coverage Callback Classes

This section consists of the following subsections:

- ◆ [“Coverage Data Callback”](#) on page 50
- ◆ [“Coverage Callback”](#) on page 51
- ◆ [“Toggle Coverage Data Callback”](#) on page 51
- ◆ [“Toggle Coverage Callback”](#) on page 51

#### 4.4.2.1 Coverage Data Callback

This callback class defines default data and event information that are used to implement coverage groups. This class also includes the implementation of coverage methods that respond to coverage requests by setting coverage data and triggering coverage events. This implementation does not include coverage groups.

The naming convention uses `def_cov_data` in class names for easy identification of these classes. The `def_cov_data` callback classes extend from the monitor callback class, that is `svt_uart_monitor_callback`. For example, the coverage data callback class name of the master monitor is `svt_uart_monitor_def_cov_data_callbacks`.

The following are the callback methods, which are implemented for sampling coverage:

- ◆ `pre_xact_observed_put`
- ◆ `xact_observed_cov`
- ◆ `transaction_started`
- ◆ `transaction_ended`

#### 4.4.2.2 Coverage Callback

This callback class includes built-in covergroups based on data and events defined in the data class.

The naming convention uses `def_cov` in class names for easy identification of these classes. The `def_cov` callback classes extend from the coverage data callback class, that is `svt_uart_monitor_def_cov_data_callbacks`. The coverage callback class that implements built-in covergroups is `svt_uart_monitor_def_cov_callback`.

#### 4.4.2.3 Toggle Coverage Data Callback

This callback class defines toggle data and event information that are used to implement coverage groups. This class also includes implementations of coverage methods that respond to coverage requests by setting coverage data and triggering coverage events. This implementation does not include coverage groups.

The naming convention uses `def_toggle_cov_data` in class names for easy identification of these classes. The `def_toggle_cov_data` callback classes extend from the monitor callback class, that is `svt_uart_monitor_callback`. The toggle coverage data callback class name is `svt_uart_monitor_def_toggle_cov_data_callback`.

The following methods are implemented for sampling toggle coverage:

- ◆ `recognize_dtr_dsr_samples`
- ◆ `recognize_rts_cts_samples`
- ◆ `sample_rts_cts_toggle_bit_cov`
- ◆ `sample_dtr_dsr_toggle_bit_cov`

#### 4.4.2.4 Toggle Coverage Callback

This callback class extends from the toggle coverage data callback class. This callback class includes built-in covergroups based on data and events defined in the data class.

The naming convention uses `toggle_def_cov` in class names for easy identification of these classes. The toggle coverage callback class implementing built-in covergroups is `svt_uart_monitor_toggle_def_cov_callback`.

### 4.4.3 Enabling Built-In Coverage

You can enable built-in functional coverage by setting the `coverage_enable` attribute and the `toggle_coverage_enable` attribute in the configuration class, `svt_uart_agent_configuration`, to 1. To disable the coverage, set the attribute to 0.

By default, the coverage is disabled.

## 4.5 Protocol Checks

You can enable protocol checks by setting the configuration attribute, `check_enable`, in the `svt_uart_agent_configuration` class to 1. To disable checks, set the attribute to 0. By default, the protocol checks are enabled.

For a comprehensive list of all the protocol checks, see the following UART VIP class reference HTML documentation:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/protocolChecks.html
```

## 4.6 Sequence Collection

UART VIP provides a collection of DTE and DCE sequences. These sequences can be registered with agent sequencers within DTE and DCE agents respectively to generate different types of UART scenarios. All DTE and DCE sequences extend from the base sequence, namely, `svt_uart_dte_base_sequence` and `svt_uart_dce_base_sequence` respectively.

For a list of all DTE and DCE sequences, see the following UART VIP class reference HTML documentation:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/sequencepages.html.
```



See `ts.sequence_collection_test.sv` and `ts.dce_dte_test.sv` tests in the intermediate example of the VIP.

# 5

## Verification Topologies

---

The chapter consists of the following sections that show you how UART VIP can be used from a high-level to test DTE or DCE DUT:

- ◆ [“DTE DUT and DCE VIP”](#) on page 53
- ◆ [“DCE DUT and DTE VIP”](#) on page 54
- ◆ [“DTE DUT With Passive DTE VIP and DCE VIP”](#) on page 55
- ◆ [“DTE VIP and DCE DUT With Passive DCE VIP”](#) on page 57
- ◆ [“DTE DUT With Passive DTE VIP and DCE DUT With Passive DCE VIP”](#) on page 58
- ◆ [“UART VIP UVM Integration Reference”](#) on page 60

### 5.1 DTE DUT and DCE VIP

*Scenario:* The VIP is required to verify DTE DUT.

*Testbench Setup:* Configure agent configuration to have one DCE agent in an active mode. The active DCE agent responds to the transactions generated by DTE DUT. The DCE agent also performs passive functions, such as protocol checking, coverage generation, and transaction logging.

Implementation of this topology requires the setting of the following properties:

(Assuming the instance name of the agent configuration is `dce_cfg`.)

*Agent Configuration Settings:*

```
dce_cfg.is_active = 1;
```

Also, the implementation of this topology requires the following setting in the top level:

Top-level setting:

```
/**  
 * Instantiate the SV Interface for DCE and connect the system clock to the clock signal  
 * in the interface */  
svt_uart_if uart_dce_if(SystemClock);
```


```
/** Instantiate the UART BFM wrapper acting as DCE*/
svt_uart_bfm_wrapper #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart_dce_if);
```

**Note**

Here, the `UV_DEVICE_TYPE` parameter, of the `svt_uart_bfm_wrapper` module, specifies the device type, that is, DTE or DCE and the ``UV_DCE` macro shows the agent as DCE.

When the DUT has a single DTE agent to be verified, the testbench can use a DCE agent. [Figures 5-1](#) shows DTE DUT and DCE VIP: Usage.

**Figure 5-1 DTE DUT and DCE VIP - Usage**



## 5.2 DCE DUT and DTE VIP

*Scenario:* The VIP is required to verify DCE DUT.

*Testbench Setup:* Configure agent configuration to have one DTE agent in an active mode. The active DTE agent generates transactions for the DCE DUT. The DTE agent also performs passive functions, such as protocol checking, coverage generation, and transaction logging.

When the DUT has a single DCE agent to be verified, the testbench can use a DTE agent.

Implementation of this topology requires the setting of the following properties:

(Assuming the instance name of the agent configuration is `dte_cfg`.)

*Agent Configuration Settings:*

```
dte_cfg.is_active = 1;
```

Also, the implementation of this topology requires the following setting in the top level:

```
Top-level setting:
/**
```

```
* Instantiate the SV interface for DTE and connect the system clock to the clock signal
in the interface */
svt_uart_if uart_dte_if(SystemClock);


/** Instantiate the UART BFM wrapper acting as DTE*/
svt_uart_bfm_wrapper #(.UV_DEVICE_TYPE(`UV_DTE)) Bfm0 (uart_dte_if);
```

**Note**

Here, the `UV_DEVICE_TYPE` parameter, of the `svt_uart_bfm_wrapper` module, specifies the device type, that is, DTE or DCE and the ``UV_DTE` macro shows the agent as DTE.

Figures 5-2 shows DCE DUT and DTE VIP: Usage.

**Figure 5-2 DCE DUT and DTE VIP - Usage**



### 5.3 DTE DUT With Passive DTE VIP and DCE VIP

*Scenario:* The VIP is required to verify DTE DUT.

*Testbench Setup:* Configure agent configuration to have one DCE agent in an active mode and one DTE agent in a passive mode. The active DCE agent responds to the transactions generated by the DTE DUT. The DCE and DTE agents also perform passive functions, such as protocol checking, coverage generation, and transaction logging.

Implementation of this topology requires the setting of the following properties:

(Assuming the instance name of the agent configuration is `dce_cfg` and `dte_cfg`.)

*Agent Configuration Settings:*

```
dce_cfg.is_active = 1;
```

```
dte_cfg.is_active = 0;
```

Also, the implementation of this topology requires the following setting in the top level:

Top-level setting:

```
/**
```

```

* Instantiate the SV interface for DTE and connect the system clock to the clock signal
* in the interface */
svt_uart_if uart_dte_if(SystemClock);

/**
* Instantiate the SV interface for DCE and connect the system clock to the clock signal
* in the interface */
svt_uart_if uart_dce_if(SystemClock);

/** Instantiate the BFM Wrapper acting as DTE*/
svt_uart_bfm_wrapper #(.UV_DEVICE_TYPE(`UV_DTE)) Bfm0 (uart_dte_if);

/** Instantiate the BFM Wrapper acting as DCE*/
svt_uart_bfm_wrapper #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart_dce_if);


```

**Note**

Here, the `UV_DEVICE_TYPE` parameter, of the `svt_uart_bfm_wrapper` module, specifies the device type, that is, DTE or DCE. ``UV_DTE` and ``UV_DCE` macros show the agent as DTE and DCE respectively.

When the DUT has a single DTE agent to be verified, the testbench can use the DCE agent. [Figures 5-3](#) shows the DTE DUT with the passive DTE VIP and DCE VIP.

**Figure 5-3 DTE DUT With Passive DTE VIP and DCE VIP - Usage**





## 5.4 DTE VIP and DCE DUT With Passive DCE VIP

*Scenario:* The VIP is required to verify DCE DUT.

*Testbench Setup:* Configure agent configuration to have one DTE agent in an active mode and one DCE agent in a passive mode. The active DTE agent responds to the transactions generated by the DCE DUT. The DTE and DCE agents also perform passive functions, such as protocol checking, coverage generation, and transaction logging.

Implementation of this topology requires the setting of the following properties:

(Assuming the instance name of the agent configuration is `dce_cfg` and `dte_cfg`.)

*Agent Configuration Settings:*

```
dte_cfg.is_active = 1;
```

```
dce_cfg.is_active = 0;
```

Also, the implementation of this topology requires the following setting in the top level:

Top-level setting:

```
/**
 * Instantiate the SV interface for DTE and connect the system clock to the clock signal
 * in the interface */
svt_uart_if uart_dte_if(SystemClock);

/**
 * Instantiate the SV interface for DCE and connect the system clock to the clock signal
 * in the interface */
svt_uart_if uart_dce_if(SystemClock);

/** Instantiate the BFM wrapper acting as DTE*/
svt_uart_bfm_wrapper #(UV_DEVICE_TYPE(`UV_DTE)) Bfm0 (uart_dte_if);


/** Instantiate the BFM Wrapper acting as DCE*/
svt_uart_bfm_wrapper #(UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart_dce_if);
```



### Note

Here, the `UV_DEVICE_TYPE` parameter, of the `svt_uart_bfm_wrapper` module, specifies the device type, that is, DTE or DCE. ``UV_DTE` and ``UV_DCE` macros show the agent as DTE and DCE respectively.

When the DUT has a single DCE agent to be verified, the testbench can use DTE agent. [Figures 5-4](#) shows the DCE DUT with the DTE VIP and passive DCE VIP.

**Figure 5-4 DCE DUT With DTE VIP and Passive DCE VIP - Usage**

## 5.5 DTE DUT With Passive DTE VIP and DCE DUT With Passive DCE VIP

*Scenario:* The VIP is required to monitor the DCE and DTE DUT.

*Testbench Setup:* Configure the agent configuration to have one DTE agent in a passive mode and one DCE agent also in a passive mode. The DTE and DCE agents also perform passive functions, such as protocol checking, coverage generation, and transaction logging.

Implementation of this topology requires the setting of the following properties:

(Assuming the instance name of the agent configuration is `dce_cfg` and `dte_cfg`.)

*Agent Configuration Settings:*

```
dte_cfg.is_active = 0;
```

```
dce_cfg.is_active = 0;
```

Also, the implementation of this topology requires the following setting in the top level:

Top-level setting:

```
/**
 * Instantiate the SV interface for DTE and connect the system clock to the clock signal
 * in the interface */
svt_uart_if uart_dte_if(SystemClock);

/**
 * Instantiate the SV interface for DCE and connect the system clock to the clock signal
 * in the interface */
svt_uart_if uart_dce_if(SystemClock);

/** Instantiate the UART BFM wrapper acting as DTE*/
svt_uart_bfm_wrapper #(UV_DEVICE_TYPE(UV_DTE)) Bfm0 (uart_dte_if);
```


```
/** Instantiate the UART BFM wrapper acting as DCE*/  
svt_uart_bfm_wrapper #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart_dce_if);
```

**Note**

Here, the `UV_DEVICE_TYPE` parameter, of the `svt_uart_bfm_wrapper` module, specifies the device type, that is, DTE or DCE. ``UV_DTE` and ``UV_DCE` macros show the agent as DTE and DCE respectively.

Figure 5-5 shows the DCE DUT with the passive DTE VIP and DCE VIP with passive DCE VIP.

**Figure 5-5 DCE DUT With Passive DTE VIP and DCE VIP With Passive DCE VIP- Usage**



## 5.6 UART VIP UVM Integration Reference

This section consists of the following subsections:


- ◆ [“Introduction”](#) on page 60
- ◆ [“Inclusion of VIP files”](#) on page 61
- ◆ [“Integration of UART VIP in a UVM-Based Setup”](#) on page 61


### 5.6.1 Introduction

This section provides UART VIP top-level modification steps, which help you integrate UART VIP into your testbench environment. UART VIP can be used with the following verification topologies:

- ◆ DTE as DUT and DCE as VIP as shown in [Figure 5-6](#)
- ◆ DCE as DUT and DTE as VIP as shown in [Figure 5-7](#)

**Figure 5-6 DTE as DUT and DCE as VIP**



**Figure 5-7 DCE as DUT and DTE as VIP**

## 5.6.2 Inclusion of VIP files

To integrate UART VIP into your testbench environment, you need to modify its scripts to include necessary directories, files, and defines by referring the compilation log created after running any one of the tests available as a part of the VIP product.

For example, after you run `random_test` from the `tb_uart_svt_uvm_basic_sys` example, the `compile.log` file is created in the `logs` directory. In the `compile.log` file, you can find commands related to a specific simulator, the details of the directories which need to be included, defines, and other switches.

## 5.6.3 Integration of UART VIP in a UVM-Based Setup

You can use the following file as a reference to integrate the UART VIP in your testbench environment:

```
examples/sverilog/uart_svt/tb_uart_svt_uvm_<basic/intermediate/disable_txrx_hands  
hake_intermediate>_sys/top.sv
```

Perform the following steps to integrate the UART VIP into your testbench.

- a. Include the UART UVM package

```
`include "svt_uart.uvm.pkg"
```
- b. UART Reset Requirement: Reset toggle (low--high--low) is always mandatory because UART VIP expects necessary reset toggle before any stimulus can be fired from it. You can use either of the following two ways to do this:
  - i. Provide toggled reset to the VIP reset pin.
  - ii. Include the reset interface file in the top-level testbench and reset.

```
`include "uart_reset_if.svi"
```

**Note**

The inclusion of `uart_reset_if.svi` is not required if you directly provide a toggled reset to the VIP

- c. Declare the system clock if it is not already declared.

```
/** Signal to generate the clock */
bit SystemClock;
```

Import UVM and SVT and UART SVT-based packages.

```
/** Import UVM Package */
import uvm_pkg::*;

/** Import the SVT UVM Package */
import svt_uvm_pkg::*;

/** Import UART SVT UVM Packages */
import svt_uart_uvm_pkg::*;
```

- d. Includes all the test files.

```
`include "top_test.sv"
```

**Note**

User can include own tests and sequences as well. Tests and sequences can be part of any other package or scope.

- e. Instantiate the SV Interface for DTE/DCE (as per the DUT's requirement) and connect the system clock to the clock signal in the interface.

```
svt_uart_if uart_dte_if (SystemClock); // in case DTE VIP
or
svt_uart_if uart_dte_if (SystemClock); // in case DCE VIP
```

- f. Instantiate UART BFM Wrapper acting as DTE/DCE.

```
svt_uart_bfm_wrapper # (.UV_DEVICE_TYPE (`UV_DTE)) Bfm0 (uart_dte_if); // in
case DTE VIP

Or

svt_uart_bfm_wrapper # (.UV_DEVICE_TYPE (`UV_DCE)) Bfm1 (uart_dce_if); // in
case DCE VIP
```

**Note**

`UV_DEVICE_TYPE` is the parameter in the `svt_uart_bfm_wrapper` module. It can take the value (``UV_DTE` or ``UV_DCE`) which tells the VIP to work in DTE mode or in DCE mode. Instance name `Bfm0` & `Bfm1` may differ based on your choice.

- g. Instantiate reset interface and assign the system clock to reset the interface's clock pin and also assign the reset pin from the reset interface to the reset pins from the VIP DTE or DCE interface

```
/** Reset Interface instantiation */  
uart_reset_if uart_reset_if ();  
assign uart_reset_if.clk = SystemClock;  
assign uart_dte_if.rst = uart_reset_if.reset; // in case DTE VIP  
Or  
assign uart_dce_if.rst = uart_reset_if.reset; // in case DCE VIP
```

**Note**

This step is not mandatory if you are not using reset interface for reset purpose. You can directly provide the users reset to the VIP's reset, that is toggled reset.

For example,

```
assign uart_dte_if.rst = dut.reset; // dut is instance of DUT  
Or  
assign uart_dce_if.rst = dut.reset; // dut is instance of DUT
```

- h. Generate the clock if required  
i. Provide the UART SV interface to the UART ENV.

**Note**


To achieve this in case of UVM uvm\_config\_db mechanism can be used. (Refer the respective top.sv for reference).

- j. The DUT's port connection with VIP in various verification environments and corresponding configuration settings in VIP are as follows:
- [“RTS Pin of One Device Connected to CTS Pin of Another Device” on page 63](#)
  - [“RTS and CTS Pins of One Device Connected to Corresponding RTS and CTS Pins of Another Device Respectively” on page 65](#)
  - [“RTS Pin of One Device Connected to CTS Pin of Another Device” on page 63](#)
  - 
  - In case of Software Handshaking

**RTS Pin of One Device Connected to CTS Pin of Another Device**

[Figure 5-8](#) shows the cross connection between the RTS pin of one device with the respective CTS pin of another device. To meet this requirement, the VIP must configure the following attributes of the `svt_uart_configuration` class:

```
handshake_type = HARDWARE;  
enable_tx_rx_handshake = 1; // must be set to 1 if cross connections between  
RTS and CTS  
enable_rts_cts_handshake = 1; // must be set to 1 if user needs RTS and CTS to  
take part in Hardware handshaking otherwise 0  
enable_dtr_dsr_handshake = 1; // must be set to 1 if user needs DTR and DSR to  
take part in Hardware handshaking otherwise 0
```

**Figure 5-8 RTS Pin of One Device Connected to CTS Pin of Another Device**

There are the following two topologies in this scenario:

✧ DTE as DUT and DCE as VIP

In the following code snippet, the DTE is the DUT and the DCE is the VIP and an instance of the `svt_uart_if` is created with the name `uart_dce_if`. In this case direct assignment can be made between the DUT's instance and the VIP's interface and similarly other connections can be made.

```

assign uart_dce_if.dtr = dut.dtr;
assign dut.dsr = uart_dce_if.dsr;
assign uart_dce_if.cts = dut.rts;
assign dut.cts = uart_dce_if.rts;
assign uart_dce_if.sout = dut.sout;
assign dut.sin = uart_dce_if.sin;
  
```

✧ DCE as DUT and DTE as VIP

In the following code snippet, the DCE is the DUT and the DTE is the VIP and an instance of the `svt_uart_if` is created with the name `uart_dte_if`. In this case direct assignment can be made between the DUT's instance and the VIP's interface and similarly other connections can be made.

```

assign dut.dtr = uart_dte_if.dtr;
assign uart_dte_if.dsr = dut.dsr;
assign dut.cts = uart_dte_if.rts;
assign uart_dte_if.cts = dut.rts;
assign dut.sout = uart_dte_if.sout;
assign uart_dte_if.sin = dut.sin;
  
```




## RTS and CTS Pins of One Device Connected to Corresponding RTS and CTS Pins of Another Device Respectively

Figure 5-9 shows the RTS pin of the DTE connected to the RTS pin of the DCE and the CTS pin of the DCE connected to the CTS pin of the DTE. To meet this requirement, the VIP must configure the following attributes of the class `svt_uart_configuration`:

```
handshake_type = HARDWARE;  
enable_tx_rx_handshake = 0; // must be set to 0  
enable_rts_cts_handshake = 1; // must be set to 1 if user needs RTS and CTS to  
take part in Hardware handshaking otherwise 0  
enable_dtr_dsr_handshake = 1; // must be set to 1 if user needs DTR and DSR to  
take part in Hardware handshaking otherwise 0
```

**Figure 5-9** RTS and CTS Pins of One Device Connected to Corresponding RTS and CTS Pins of Another Device



There are the following two topologies in this scenario:

i. DTE as DUT and DCE as VIP

In the following code snippet, the DTE is the DUT and the DCE is the VIP and an instance of the `svt_uart_if` is created with the name `uart_dce_if`. In this case direct assignment can be made between the DUT's instance and the VIP's interface and similarly other connections can be made.

```
assign uart_dce_if.dtr = dut.dtr;  
assign dut.dsr = uart_dce_if.dsr;  
assign uart_dce_if.rts = dut.rts;  
assign dut.cts = uart_dce_if.cts;  
assign uart_dce_if.sout = dut.sout;  
assign dut.sin = uart_dce_if.sin;
```

ii. DCE as DUT and DTE as VIP

In the following code snippet, the DCE is the DUT and the DTE is the VIP and an instance of the `svt_uart_if` is created with the name `uart_dte_if`. In this case direct assignment can be made between the DUT's instance and the VIP's interface and similarly other connections can be made.

```

assign dut.dtr = uart_dte_if.dtr;
assign uart_dte_if.dsr = dut.dsr;
assign dut.rts = uart_dte_if.rts;
assign uart_dte_if.cts = dut.cts;
assign dut.sout = uart_dte_if.sout;
assign uart_dte_if.sin = dut.sin;

```

### In Case of Software Handshaking


Figure 5-10 shows the connection between the SIN and SOUT pins. Only data pins are used to perform handshaking. To meet this requirement, the VIP must configure the following attributes of the class `svt_uart_configuration`:

```

handshake_type = SOFTWARE;
enable_tx_rx_handshake = 1; // optional to any value
enable_rts_cts_handshake = 0; // must be set to 0 in case of software
handshaking
enable_dtr_dsr_handshake = 0; // must be set to 0 in case of software
handshaking

```

**Figure 5-10 Software Handshaking**



There are the following two topologies in this scenario:

i. DTE as DUT and DCE as VIP

In the following code snippet, DTE is the DUT and DCE is the VIP and an instance of `svt_uart_if` is created with the name `uart_dte_if`. In this case direct assignment can be made between the DUT's instance and the VIP's interface and similarly other connections can be made.

```

assign uart_dce_if.sout = dut.sout;
assign dut.sin = uart_dce_if.sin;

```

**Note**

The code snippet takes [Figure 5-10](#) as a reference. The name of the pin could differ for SIN and SOUT. So, while assigning these pins, you need to keep in mind that in case DCE is assigned as the VIP, SIN is the output from the DCE VIP and SOUT is input to the DCE VIP.

ii. DCE as DUT and DTE as VIP

In the following code snippet, DCE is the DUT and DTE is the VIP and an instance of `svt_uart_if` is created with the name `uart_dte_if`. In this case, direct assignment can be made between the DUT's instance and the VIP's interface:

```
assign dut.sout = uart_dte_if.sout;  
assign uart_dte_if.sin = dut.sin;
```

**Note**

The code snippet takes [Figure 5-10](#) as a reference. The name of the pin could differ for SIN and SOUT. So, while assigning these pins, you need to keep in mind that in case DTE is assigned as the VIP, SOUT is the output from the DTE VIP and SIN is input to the DTE VIP.



# 6

## VIP Tools

---

This chapter provides useful information about VIP tools that you can use with UART VIP. This chapter discusses the following topics:

- ◆ [“Verification Planner”](#) on page 69
- ◆ [“Source Code Visibility”](#) on page 69
- ◆ [“Protocol Analyzer Support”](#) on page 69
- ◆ [“Using Native Protocol Analyzer for Debugging”](#) on page 70

### 6.1 Verification Planner

UART VIP provides verification plans, which track verification progress of UART protocol. UART VIP also provides a set of top-level plans and sub-plans. Verification plans are available at the following location:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/VerificationPlans
```

For more information on Verification Planner, see the README file, which is available at the following location:

```
$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/VerificationPlans/README
```

### 6.2 Source Code Visibility

The source code visibility feature is available with Verdi to view some of the protected code of VIP classes.

### 6.3 Protocol Analyzer Support

UART VIP supports Synopsys® Protocol Analyzer. Protocol Analyzer is an interactive graphical application, which provides protocol-oriented analysis and debugging capabilities.

For UART VIP, protocol file generation is enabled or disabled through the `enable_xml_gen` variable, which is defined in the `svt_uart_agent_configuration` class. The default value of this variable is 0, which means that protocol file generation is disabled by default.

To enable protocol file generation, set the value of the `enable_xml_gen` variable to 1 in agent configuration of each DTE or DCE for which protocol file generation is desired. The next time the environment is simulated, protocol files are generated according to agent configuration. Protocol files are in the `.xml` format. Import these files into Protocol Analyzer to view protocol transactions.

To invoke Protocol Analyzer, use the following:

```
% $DESIGNWARE_HOME/bin/pa
```

The documentation for Protocol Analyzer is available at the following path:

```
$DESIGNWARE_HOME/vip/tools/pa/latest/doc/protocol_analyzer_getting_started.pdf
```

## 6.4 Using Native Protocol Analyzer for Debugging

### 6.4.1 Introduction

This feature enables you to invoke Protocol Analyzer from Verdi GUI. You can synchronize the Verdi wave window, smart log and the source code with the Protocol Analyzer transaction view.

Protocol Analyzer can be enabled in an interactive and post-processing mode. The new features available in Native Protocol Analyzer includes layer based grouping of the transactions, Quick filter, Call stack, horizontal zoom and reverse debug with the interactive support.

### 6.4.2 Prerequisites

Protocol Analyzer uses transaction-level dump database. You can use the following settings to dump the transaction database:

#### Compile Time Options

- ◆ `-lca`
- ◆ `-kdb` // dumps the work.lib++ data for source coding view
- ◆ `+define+SVT_FSDB_ENABLE` // enables FSDB dumping
- ◆ `-debug_access`

For more information on how to set the FSDB dumping libraries, see “Appendix B” section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at [\\$VERDI\\_HOME/doc/linking\\_dumping.pdf](#).

You can dump the transaction database either by setting the `pa_format_type` configuration variable as shown below:

#### Configuration Variable Setting:

```
< svt_uart_agent_configuration >.enable_xml_gen = 1; // Default is 0
< svt_uart_agent_configuration>.pa_format_type =svt_xml_writer::
format_type_enum'(2); // 0 is XML, 1 FSDB and 2 both XML and FSDB, default it will
be zero
```

#### Runtime Option

```
+svt_enable_pa=fsdb
```

Enables FSDB output of transaction and memory information for display in Verdi.

### 6.4.3 Invoking Protocol Analyzer

Perform the following steps to invoke Protocol Analyzer in interactive or post-processing mode:

#### Post-processing Mode

- ◆ Load the transaction dump data and issue the following command to invoke the GUI:
- ◆ `verdi -ssf <dump.fsdb> -lib work.lib++`
- ◆ In Verdi, navigate to Tools -> Transaction Debug -> Transaction and Protocol Analyzer to invoke Protocol Analyzer.

#### Interactive Mode

- ◆ Issue the following command to invoke Protocol Analyzer in an interactive mode:
- ◆ `<simv> -gui=verdi`

You can invoke the Protocol Analyzer as shown above through Verdi. The Protocol Analyzer transaction view gets updated during the simulation.

### 6.4.4 Documentation

The documentation for Protocol Analyzer is available at the following path:

`$VERDI_HOME/doc/Verdi_Transaction_and_Protocol_Debug.pdf`

### 6.4.5 Limitations

Interactive support is available only for VCS.





# 7

## Usage Notes

---

This chapter provides some useful information that can help you while using UART VIP. This chapter discusses the following topics:

- ❖ [“Protocol Usage Notes”](#) on page 73
- ❖ [“Verification Usage Notes”](#) on page 81
- ❖ [“Setting Verbosity Levels”](#) on page 96
- ❖ [“Application Note for UART RS-485 Mode”](#) on page 96

### 7.1 Protocol Usage Notes

This section consists of the following topics:

- ◆ [“UART Transaction Properties”](#) on page 73
- ◆ [“Flow Control”](#) on page 74
- ◆ [“Fractional Baud Rate Divisor”](#) on page 78

#### 7.1.1 UART Transaction Properties

The UART transaction class has different properties, which are used to create different stimulus from DTE agent or DCE agent.

For details on the properties of the transaction class, see the UART VIP class reference HTML documentation:

`$DESIGNWARE_HOME/vip/svt/uart_svt/latest/doc/uart_svt_uvm_class_reference/html/class_svt_uart_transaction.html`

## 7.1.2 Flow Control

Flow control is the process of managing the rate of data transmission between two nodes to prevent a fast sender from over running a slow receiver. For example, as the DTE to DCE speed is a few times faster than the DCE to DCE speed, the PC can send data to the modem at a higher rate. In this connection sooner or later, the data may get lost because of the buffer overflow, so there is a need to monitor the control of data flow.

Flow control mechanisms are classified based on whether a receiving node sends feedback to a sending node. UART VIP supports the following two types of the flow control mechanism:

- ◆ “[Hardware Flow Control](#)” on page 74
- ◆ “[Software Flow Control](#)” on page 78

### 7.1.2.1 Hardware Flow Control

Hardware flow control is also known as Request to Send (RTS) or Clear to Send (CTS) flow control. To implement this control, use two additional wires (RTS and CTS) in a sequential cable. This results in increasing the data transmission rate.

Here, transmission activates RTS line when the computer is ready to send data. If the modem has a free buffer for this data, it activates CTS line in response and the computer starts sending the data. If the modem lacks free memory, it does not activate CTS line. Hardware handshaking is also known as out-of-band flow control because signals are generated and observed outside the flow of the data. Hardware flow control is proactive. You do not start transmitting until you receive the Go signal. If you never get it, you can never start.

UART VIP provides the following features of Hardware flow control:

- ◆ Configuration to enable or disable RTS-CTS handshake.
- ◆ Configuration to enable or disable DTR-DSR handshake.
- ◆ Configuration to enable or disable Tx/Rx handshake
- ◆ Configurable receiver-buffer size.
- ◆ Support for inserting delay to assert RTS pin.
- ◆ Support for inserting delay to assert CTS pin.
- ◆ Support for control of the DTR pin from DTE.
- ◆ Support for control of the DSR pin from DCE.
- ◆ Support for specifying delay to flush the receiver buffer (FIFO).
- ◆ Configuration to support the auto-flow mechanism

[Figures 7-1](#) shows handshaking in both data-transfer directions, that is DTE <--> DCE (The output of the transmitter RTS comes on the input CTS side of the receiver). In case of the DTE to DCE transfer to happen on SOUT, handshaking first starts from asserting RTS from DTE which in turn is input to CTS pin on DCE side. In this mode, RTS signal asserts only when the receiver reaches empty FIFO state. When the receiver reaches a full buffer, RTS signal de-asserts, which in turn is input to CTS pin on the DTE side, which signifies DTE to hold further transmission until the receiver buffer gets empty. Similarly, the DCE to DTE transfer also happens on SIN handshaking.

**Figure 7-1 Handshaking in Both Directions (DTE <--> DCE)**





Figure 7-2 shows the handshaking in a single direction, that is DTE --> DCE.

**Figure 7-2 Handshaking in a Single Direction (DTE --> DCE)**



UART VIP supports the following possible verification environments:

- ◆ “Full-Hardware Handshaking” on page 76
- ◆ “Partial-Hardware Handshaking” on page 76
- ◆ “Without-Hardware Handshaking” on page 77


### 7.1.2.1.1 Full-Hardware Handshaking

In full-hardware handshaking, DTE and DCE use RTS-CTS and DTR-DSR signals to exchange the flow-control information. Once all signals get asserted, then only data transfer on SIN-SOUT signals can happen.

Handshaking starts when DTE asserts its RTS signal to signify DCE that it is ready to exchange data. In reference to RTS, DCE asserts its CTS signal if its receiver buffer is free to accept data. The full handshaking completes when DTE asserts its DTR signal and in reference to it, DCE asserts its DSR signal. After completion of the handshaking, data transmission can happen on SIN and SOUT.

Figures 7-3 shows full-hardware handshaking.

**Figure 7-3 Full-Hardware Handshaking**




### 7.1.2.1.2 Partial-Hardware Handshaking

In partial-hardware handshaking, DTE and DCE use RTS-CTS to exchange the flow-control information. In this handshaking, DTR-DSR signals of DTE and DCE are not connected to each other. Once RTS-CTS signals get asserted, then only data transfer on SIN-SOUT signals can happen.


Handshaking starts when DTE asserts its RTS signal to signify DCE that it is ready to exchange data. The handshaking completes when in reference to RTS, DCE asserts its CTS signal if its receiver buffer is free to accept data. After completion of the handshaking, data transmission can happen on SIN and SOUT.

Figures 7-4 shows the partial-hardware handshaking.

**Figure 7-4 Partial-Hardware Handshaking**

#### 7.1.2.1.3 Without-Hardware Handshaking


In this handshaking, only data ports are connected to each other. All the other ports have no connection. [Figures 7-5](#) is the connection that does not required RTS-CTS and DTR-DSR signals to exchange data with each other.

**Figure 7-5 Without-Hardware Handshaking**

### 7.1.2.2 Software Flow Control

In this handshaking, only data ports are connected to each other. It uses XON and XOFF data characters for flow control. [Figures 7-6](#) shows the software handshaking.

**Figure 7-6 Software Handshaking**



### 7.1.3 Fractional Baud Rate Divisor

The baud rate defines the transfer rate of the number of symbols per second and it is derived as:

$$\text{Baud rate} = (\text{input clock}) / (\text{sample rate} * \text{divisor})$$

Here, the sample rate of UART is 16 (commonly used value) and the input clock is the peripheral clock.

For example, if the input clock (peripheral clock) = 25 MHz, Baud rate = 9600 and sample rate = 16 then,

$$\text{Divisor value} = (25 * 10^6) / (16 * 9600)$$

Therefore, Divisor value = 162.76 (Integer = 162 and Fractional = 0.76)

The section consists of the following topics:

- ◆ [“Implementation Details”](#) on page 79

### 7.1.3.1 Implementation Details


This section consists of the following topics:

- ✦ [“Integer Divisor”](#) on page 79
- ✦ [“Fractional Divisor”](#) on page 79

#### 7.1.3.1.1 Integer Divisor

In case of normal integer values, the baud clock is generated after the Nth cycle of the input clock. For example, the baud clock generated for a divisor of 3, that is  $N=3$  is shown in [Figure 7-7](#):

**Figure 7-7 Integer Divisor of 3**



#### 7.1.3.1.2 Fractional Divisor

In case of a fractional baud divisor, the output of baud clock generation will depend on the value of MULT.

There are two ways in which a configurable fractional divisor can be implemented:

- ✦ [“Achieving a Fractional Baud Divisor Value Over Single Bit Period”](#) on page 79
- ✦ [“Achieving a Fractional Baud Divisor Value Over a Period of \(2^REG\\_WIDTH\) Number of BaudX16 Cycles”](#) on page 80

#### Achieving a Fractional Baud Divisor Value Over Single Bit Period

Take an example where:

Reference clock = 25MHz

Uart sampling rate (bit period) = 16

Divisor value = 1.76 (Integer = 1 and Fractional = 0.76) which derives, N (Integer) = 1

MULT = 0.76 \* (bit period) = 0.76 \* 16 = approx. 12 (exact value is 12.16)

Total duration = bit period = 16

Round off the value of MULT based on a configurable real variable, such as the median. If the median is configured to 0.4, then 12.4 or 12.39 will be rounded off to 12 and 12.41 and above will be rounded off to 13.


Baud clock = (input clock) / (N + MULT / (bit period))

Therefore, Baud clock = 25 MHz / (1 + (12/16))

For the duration of the MULT, each of the output baudX16 clock cycles are generated after 'N+1' input clocks.

For the remaining (Total duration - MULT) output baudX16 clock cycles, each baudX16 clock is generated after 'N' input clocks.

Divisor = 1.76, N=1 and MULT = 12

**Figure 7-8 Fractional Baud Divisor Value Over Single Bit Period**

As shown in [Figure 7-8](#), 12 baudX16 cycles are generated using (N+1) reference clock cycle, that is two reference clock cycles and the remaining (4 out of 16) baudX16 cycles are generated using N reference clock cycle that is one reference clock cycle, thus giving an approximate average of 1.76 over a bit period.

### Achieving a Fractional Baud Divisor Value Over a Period of (2<sup>REG\_WIDTH</sup>) Number of BaudX16 Cycles

REG\_WIDTH is the width of the register that holds the fractional part of the divisor.

Take an example where:

Reference clock = 25 MHz

REG\_WIDTH = 6

Divisor value = 1.76 (Integer = 1 and Fractional = 0.76)

N = 1;

MULT = 0.76 \* (2<sup>6</sup>) = 0.76 \* 64 = approx. 48 (exact value is 48.64)

Total duration = bit period = 16


Round off the value of MULT based on a configurable real variable, such as the median. If median is configured to 0.4, then 48.4 or 48.39 will be rounded off to 48 and 48.41 and above will be rounded off to 49.

Baud clock = (input clock) / (N + MULT / (2<sup>REG\_WIDTH</sup>))

Therefore, Baud clock = 25 MHz / (1 + (48/64))

For the duration of the MULT, each of the output baudX16 clock cycles is generated after 'N+1' input clocks. For the remaining (Total duration - MULT) output baudX16 clock cycles, each baudX16 clock is generated after 'N' input clocks.

Divisor = 1.76 = N=1 and MULT = 48

**Figure 7-9 Fractional Baud Divisor Value Over a Period**



As shown in [Figure 7-9](#), 48 baudX16 cycles are generated using N+1, that is two reference clock cycles and the remaining (16 out of 64) baudX16 cycles are generated using one reference clock cycle, thus giving an approximate average of 1.76 over 64 baudX16 cycles.

## 7.2 Verification Usage Notes

This section consists of the following topics:

- ◆ [“UART UVM Scenario Reference Guide”](#) on page 81
- ◆ [“Example of Full Hardware Handshaking”](#) on page 86
- ◆ [“Example of Full Hardware Handshaking With Delay”](#) on page 89
- ◆ [“Example of Software Handshaking”](#) on page 92
- ◆ [“Example of Software Handshaking With Delay”](#) on page 94

### 7.2.1 UART UVM Scenario Reference Guide

[Table 7-1](#) provides the scenario reference guide for UART UVM Configuration class attributes:

**Table 7-1 UVM Scenario Reference Guide (Configuration Class)**

Scenario	Configuration (svt_uart_ configuration) Class attributes	Reference Tests	Remarks
To configure different data widths	data_width	tb_uart_svt_uvm_intermediate_sys/te sts/ts.data_parity_configuration_test.s v	Refer build phase of the test which showcases the data width configured as 5 bits.
To configure different parity types	parity_type	tb_uart_svt_uvm_intermediate_sys/te sts/ts.data_parity_configuration_test.s v	Refer build phase of the test which showcases the type of parity configured as STICK_HIGH_PARITY.
To configure number of stop bits	stop_bit	tb_uart_svt_uvm_intermediate_sys/te sts/ts.data_parity_configuration_test.s v	Refer build phase of the test which showcases the number of stop bits configured as 1 bit.

Scenario	Configuration (svt_uart_configuration) Class attributes	Reference Tests	Remarks
To configure the handshake type	handshake_type	tb_uart_svt_uvm_intermediate_sys/te sts/ts.partial_hardwr_hndshk_disable _rts_cts_test.sv  tb_uart_svt_uvm_intermediate_sys/te sts/ts.partial_hardwr_hndshk_disable _dtr_dsr_test.sv  tb_uart_svt_uvm_intermediate_sys/te sts/ts.softwr_hndshk_test.sv  tb_uart_svt_uvm_intermediate_sys/te sts/ts.fractional_baud_divisor_hardwr _hndshk_test.sv  tb_uart_svt_uvm_intermediate_sys/te sts/ts.fractional_baud_divisor_softwr_ hndshk_test.sv	Refer build phase of the test which showcases type of handshake configured as HARDWARE.  Refer build phase of the test which showcases type of handshake configured as HARDWARE.  Refer build phase of the test which showcases type of handshake configured as SOFTWARE.  Refer build phase of the test which showcases type of handshake configured as HARDWARE.  Refer build phase of the test which showcases type of handshake configured as SOFTWARE.
To enable/disable RTS-CTS handshake	enable_rts_cts_handshake	tb_uart_svt_uvm_intermediate_sys/te sts/ts.partial_hardwr_hndshk_disable _rts_cts_test.sv	Refer build phase of the test which showcases disabling of RTS-CTS handshake by setting the configuration enable_rts_cts_handshake to 0.
To enable/disable DTR-DSR handshake	enable_dtr_dsr_handshake	tb_uart_svt_uvm_intermediate_sys/te sts/ts.partial_hardwr_hndshk_disable _dtr_dsr_test.sv	Refer build phase of the test which showcases disabling of DTR-DSR handshake by setting the configuration enable_dtr_dsr_handshake to 0.
To configure different XON and XOFF data pattern values in case of software handshaking	data_pattern_xon, data_pattern_xoff	tb_uart_svt_uvm_intermediate_sys/te sts/ts.softwr_hndshk_test.sv	Refer build phase of the test which showcases XON and XOFF data pattern configured as 19 & 23 respectively.
To set integral baud divisor value to generate different baud clocks	baud_divisor	tb_uart_svt_uvm_intermediate_sys/te sts/ts.baud_divisor_test.sv	Refer build phase of the test which showcases baud divisor configured as 5.

Scenario	Configuration (svt_uart_ configuration) Class attributes	Reference Tests	Remarks
To set integral as well as fractional baud divisor values to generate different baud clocks in case of hardware handshaking	handshake_type, baud_divisor, enable_fractional_brd, fractional_divisor, fractional_divisor_period, fractional_mult_median, enable_drive_baud_out_pin	tb_uart_svt_uvm_intermediate_sys/tests/ts.fractional_baud_divisor_hndshr_hndshk_test.sv	Refer build phase of the test which showcases handshake type configured as HARDWARE, Integral baud divisor configured as 3. Fractional baud divisor is enabled by setting enable_fractional_brd to 1, fractional baud divisor configured as 76, fractional divisor period configured as 16 and fractional MULT median configured as 70 along with enabling the baud out pin.
		tb_uart_svt_uvm_intermediate_sys/tests/ts.fractional_baud_divisor_softwr_hndshk_test.sv	Refer build phase of the test which showcases handshake type configured as SOFTWARE, configure XON data pattern as 23, configure XOFF data pattern as 27, configure integral baud divisor as 1. Fractional baud divisor is enabled by setting enable_fractional_brd to 1, fractional baud divisor configured as 87, fractional divisor period configured as 128 and fractional MULT median configured as 50 along with enabling the baud out pin. Refer the sequence 'svt_uart_dce_soft_handshake_send_xoff_xon_sequence' which showcases sending of XON and XOFF data pattern on high priority by setting send_xoff_data_pattern and send_xon_data_pattern to 1.
To configure receiver buffer size	receiver_buffer_size	tb_uart_svt_uvm_intermediate_sys/tests/ts.softwr_hndshk_test.sv	Refer build phase of the test which showcases the configured receiver buffer size to 16.
		tb_uart_svt_uvm_intermediate_sys/tests/ts.fractional_baud_divisor_softwr_hndshk_test.sv	Refer build phase of the test which showcases the configured receiver buffer size to 20.

Scenario	Configuration (svt_uart_ configuration) Class attributes	Reference Tests	Remarks
To enable/disable functional and toggle coverage along with enabling/disabling of xml generation for Protocol Analyzer feature coverage_enable	toggle_coverage_enable enable_xml_gen	tb_uart_svt_uvm_intermediate_sys/test/ts.pa_and_coverage_test.sv	Refer build phase of the test which showcase enabling of functional and toggle coverage by setting the configuration coverage_enable and toggle_coverage_enable to 1 and enable_xml_gen to 1.
To showcase the use of a single sequence from the built-in sequence collection for DCE and DTE	handshake_type	tb_uart_svt_uvm_intermediate_sys/test/ts.sequence_collection_test.sv	Refer sequence collection files 'svt_uart_dce_transaction_sequence_collection.sv' and 'svt_uart_dte_transaction_sequence_collection.sv' for usage of different sequences.
To showcase the use of few complex level and primitive level sequences from the built-in sequence collection for DCE and DTE	handshake_type	tb_uart_svt_uvm_intermediate_sys/test/ts.dce_dte_test.sv	Refer sequence collection files 'svt_uart_dce_transaction_sequence_collection.sv' and 'svt_uart_dte_transaction_sequence_collection.sv' for usage of different sequences.
To enable/disable TX-RX Handshake	enable_tx_rx_handshake	tb_uart_svt_uvm_disable_txrx_handshake_intermediate_sys/test/ts.full_handshake_disable_tx_rx_test.sv	Refer build phase of the test which showcase disabling of TX-RX handshake by setting the configuration enable_tx_rx_handshake to 0.
To generate invalid parity functionality using callback mechanism	N.A	tb_uart_svt_uvm_intermediate_sys/test/ts.parity_error_insertion_test.sv	Refer build phase of the test and refer file <intermediate_example/env>/cust_svt_uart_txrx_parity_callback.sv

Table 7-2 provides the scenario reference guide for UART UVM Transaction class attributes:

**Table 7-2 UVM Scenario Reference Guide (Transaction Class)**

Scenario	Transaction (svt_uart_transaction) Class attributes	Reference Tests	Remarks
To generate inter cycle delay between two consecutive packets	inter_cycle_delay	tb_uart_svt_uvm_basic_sys/tests/t s.directed_test.sv	Refer the body() task of uart_directed_sequence present inside file tb_uart_svt_uvm_basic_sys/env/uart_directed_sequence.sv. Inter_cycle_delay is set as 100. This delay will appear as multiples of 16. That is, if set to 1-16, the delay will be 0 similarly 17-32 --> 1, 33-48 --> 2, ....so on 145-160 --> 9 etc.
To transmit user specified number of packets	packet_count	tb_uart_svt_uvm_basic_sys/tests/t s.directed_test.sv	Refer the body() task of uart_directed_sequence present inside file tb_uart_svt_uvm_basic_sys/env/uart_directed_sequence.sv. Here, packet_count is set as 5.
To enable/disable generation of packets through VIP	enable_packet_generation	tb_uart_svt_uvm_intermediate_sys /tests/ts.softwr_hndshk_test.sv	Refer the body() task of sequence sv_t_uart_dce_soft_handshake_send_xoff_xon_sequence which is part of sv_t_uart_dce_transaction_sequence_collection.sv. Here enable_packet_generation is set to 0 to disable the packets generation.
To transmit user specified receiver buffer flush delay	buffer_flush_delay	tb_uart_svt_uvm_intermediate_sys /tests/ts.dce_dte_test.sv	Refer the body() task of sequence uart_dce_dte_virtual_sequence present inside file tb_uart_svt_uvm_basic_sys/env/uart_dce_dte_virtual_sequence.sv. Here buffer_flush_delay is set to 200.
To Send the XON and XOFF data pattern on the bus on high-priority in case of the software handshaking	send_xon_data_pattern send_xoff_data_pattern	tb_uart_svt_uvm_intermediate_sys /tests/ts.softwr_hndshk_test.sv	Refer the body() task of sequence sv_t_uart_dce_soft_handshake_send_xoff_xon_sequence which is part of sv_t_uart_dce_transaction_sequence_collection.sv. Here send_xon_data_pattern and send_xoff_data_pattern are set to 1.

Scenario	Transaction (svt_uart_transaction) Class attributes	Reference Tests	Remarks
To generate break condition from the VIP	break_cond	N.A	Refer the body() tasks of sequences <code>svt_uart_dte_break_cond_sequence</code> and <code>svt_uart_dce_break_cond_sequence</code> which is part of <code>svt_uart_dte_transaction_sequence_collection.sv</code> and <code>svt_uart_dce_transaction_sequence_collection.sv</code> respectively.
To read the received data back from the VIP through subscriber's API calls	packet_count payload	<code>tb_uart_svt_uvm_intermediate_sys</code> <code>/tests/ts.subscriber_test.sv</code>	Refer the body() task of <code>uart_subscriber_sequence</code> present inside file <code>tb_uart_svt_uvm_intermediate_sys/env/uart_subscriber_sequence.sv</code> . Here, the <code>packet_count</code> is set as 10 and user defined data is sent. Refer the <code>post_body()</code> task of <code>uart_subscriber_virtual_sequence</code> present inside file <code>tb_uart_svt_uvm_intermediate_sys/env/uart_subscriber_virtual_sequence.sv</code> . Here all subscriber's APIs like <code>pop_fifo_char</code> are called.

## 7.2.2 Example of Full Hardware Handshaking

This section covers the examples for the following:

- ◆ Configuring the handshaking type to the hardware flow control
- ◆ Providing the packet count to five packets
- ◆ Configuring the type of parity to the odd parity
- ◆ Configuring the data width to 5
- ◆ Configuring the stop bit to 1



### Note

To apply a constraint, you may have to override the reasonable constraints, such as `reasonable_delay_in_rts_assertion` and `reasonable_packet_count`, etc. in the `cust_svt_uart_transaction` class.

Figures 7-10 shows the hardware handshaking sequence with the packet count to 5.

**Figure 7-10 Hardware Handshaking Sequence With the Packet Count to 5**

```
class uart_full_handshaking_seq extends uvm_sequence #(svt_uart_transaction);

    sv_t_uart_transaction tx_xact;

    /** UVM object utility macro */
    `uvm_object_utils(uart_full_handshaking_seq)
    .....
    .....
    .....

    virtual task body();
        `uvm_info("body", "Entered ...", UVM_LOW)

        .....
        .....

        `uvm_create(tx_xact)
        start_item(tx_xact);
        if (tx_xact.randomize() with {
            // set number of packets to be sent
            tx_xact.packet_count == 5 ;
        }); begin end else begin `uvm_error("body", "Randomization Failed") end

        finish_item(tx_xact);

    endtask : body

endclass : uart_full_handshaking_seq
```

Figures 7-11 shows the test configuring the hardware handshaking with the odd parity, data width to 5-bit, and 1-bit stop bit.

**Figure 7-11 Hardware Handshaking With the Odd Parity, Data Width to 5-Bit, and 1-Bit Stop Bit**

```

class uart_base_test extends uvm_test;

    /** Instance of the environment */
    uart_basic_env env;

    /** Configuration Instance for DTE agent */
    cust_svt_uart_agent_configuration dte_cfg;

    /** Configuration Instance for DCE agent */
    cust_svt_uart_agent_configuration dce_cfg;

    .....

virtual function void build_phase(uvm_phase phase);
    `uvm_info("build_phase", "Entered ...", UVM_LOW)
    .....

    /** Set the configuration values for DTE agent */
    dte_cfg.is_active          = 1;

    /** Set the configuration values for DCE agent */
    dce_cfg.is_active          = 1;

    /** Set the configuration values for Handshake Type of DTE agent */
    dte_cfg.handshake_type     = svt_uart_configuration::HARDWARE;

    /** Set the configuration values for Handshake Type of DCE agent */
    dce_cfg.handshake_type     = svt_uart_configuration::HARDWARE;

    /** Set the configuration values for Parity Type of DTE agent */
    dte_cfg.parity_type        = svt_uart_configuration::ODD_PARITY;

    /** Set the configuration values for Parity Type of DCE agent */
    dce_cfg.parity_type        = svt_uart_configuration::ODD_PARITY;

    /** Set the configuration values for Data Width of DTE agent */
    dte_cfg.data_width         = svt_uart_configuration::FIVE_BIT;

    /** Set the configuration values for Data Width of DCE agent */
    dce_cfg.data_width         = svt_uart_configuration::FIVE_BIT;

    /** Set the configuration values for Stop bits of DTE agent */
    dte_cfg.stop_bit           = svt_uart_configuration::ONE_BIT;

    /** Set the configuration values for Stop bits of DCE agent */
    dce_cfg.stop_bit           = svt_uart_configuration::ONE_BIT;

    .....

    `uvm_info("build_phase", "Exited ...", UVM_LOW)
endfunction : build_phase

    .....

endclass : uart_base_test

```



### 7.2.3 Example of Full Hardware Handshaking With Delay

This section covers the examples for the following:

- ◆ Configuring the handshaking type to the hardware flow control
- ◆ Providing delay in assertion of RTS to 25
- ◆ Providing delay in assertion of CTS to 75
- ◆ Providing the inter-cycle delay to 100
- ◆ Providing the packet count to five packets
- ◆ Configuring the type of parity to the even parity
- ◆ Configuring data width to 8
- ◆ Configuring stop bits to 2

[Figures 7-12](#) shows the hardware handshaking delay sequence with the packet count to 5, delay in RTS to 25, delay in CTS to 75, and Intercycle delay to 100.

**Figure 7-12 Hardware Handshaking Delay Sequence**

```

class uart_full_handshaking_seq_with_delay extends uvm_sequence #(svt_uart_transaction);

    sv_t_uart_transaction tx_xact;

    /** UVM object utility macro */
    `uvm_object_utils(uart_full_handshaking_seq_with_delay)
    .....
    .....
    .....

    virtual task body();
        `uvm_info("body", "Entered ...", UVM_LOW)

        .....
        .....

        `uvm_create(tx_xact)
        start_item(tx_xact);
        if (tx_xact.randomize() with {
            // set number of packets to be sent
            tx_xact.packet_count      == 5;
            tx_xact.delay_rts         == 25;
            tx_xact.delay_cts         == 75;
            tx_xact.inter_cycle_delay == 100;
        }); begin end else begin `uvm_error("body", "Randomization Failed") end

        finish_item(tx_xact);

    endtask : body
endclass : uart_full_handshaking_seq_with_delay

```

Figure 7-13 shows the test configuring the hardware handshaking with the even parity, data width to 8-bit, and 2-bit stop bits.

**Figure 7-13 Hardware Handshaking With the Even Parity**

```

class uart_base_test extends uvm_test;

    /** Instance of the environment */
    uart_basic_env env;

    /** Configuration Instance for DTE agent */
    cust_svt_uart_agent_configuration dte_cfg;

    /** Configuration Instance for DCE agent */
    cust_svt_uart_agent_configuration dce_cfg;

    .....

    virtual function void build_phase(uvm_phase phase);
    `uvm_info("build_phase", "Entered ...", UVM_LOW)
    .....

    /** Set the configuration values for DTE agent */
    dte_cfg.is_active          = 1;

    /** Set the configuration values for DCE agent */
    dce_cfg.is_active          = 1;

    /** Set the configuration values for Handshake Type of DTE agent */
    dte_cfg.handshake_type     = svt_uart_configuration::HARDWARE;

    /** Set the configuration values for Handshake Type of DCE agent */
    dce_cfg.handshake_type     = svt_uart_configuration::HARDWARE;

    /** Set the configuration values for Parity Type of DTE agent */
    dte_cfg.parity_type        = svt_uart_configuration::EVEN_PARITY;

    /** Set the configuration values for Parity Type of DCE agent */
    dce_cfg.parity_type        = svt_uart_configuration::EVEN_PARITY;

    /** Set the configuration values for Data Width of DTE agent */
    dte_cfg.data_width         = svt_uart_configuration::EIGHT_BIT;

    /** Set the configuration values for Data Width of DCE agent */
    dce_cfg.data_width         = svt_uart_configuration::EIGHT_BIT;

    /** Set the configuration values for Stop bits of DTE agent */
    dte_cfg.stop_bit           = svt_uart_configuration::TWO_BIT;

    /** Set the configuration values for Stop bits of DCE agent */
    dce_cfg.stop_bit           = svt_uart_configuration::TWO_BIT;

    .....

    `uvm_info("build_phase", "Exited ...", UVM_LOW)
endfunction : build_phase

    .....

endclass : uart_base_test

```

## 7.2.4 Example of Software Handshaking

This section covers the examples for the following:

- ◆ Configuring the handshaking type to the software flow control
- ◆ Controllability of transmitting the XON and XOFF data pattern on the bus on a high priority
- ◆ Configuring the data pattern XON or XOFF value
- ◆ Providing the packet count to eight packets

Figures 7-14 shows the software handshaking sequence with the packet count to 8 and XON or XOFF data pattern control.

**Figure 7-14 Software Handshaking Sequence**

```
class uart_soft_handshaking_seq extends uvm_sequence #(svt_uart_transaction);

    sv_t_uart_transaction tx_xact;

    /** UVM object utility macro */
    `uvm_object_utils(uart_soft_handshaking_seq)
    .....
    .....
    .....
    .....

    virtual task body();
        `uvm_info("body", "Entered ...", UVM_LOW)

        .....
        .....

        `uvm_create(tx_xact)
        start_item(tx_xact);
        if (tx_xact.randomize() with {
            // set number of packets to be sent
            tx_xact.packet_count == 8;
        }); begin end else begin `uvm_error("body", "Randomization Failed") end
        tx_xact.send_xoff_data_pattern = 1 ;
        tx_xact.send_xon_data_pattern  = 1 ;

        finish_item(tx_xact);

    endtask : body

endclass : uart_soft_handshaking_seq
```

Figure 7-15 shows the test configuring the software handshaking with the data pattern for XON to 21 and the data pattern to XOFF to 23.

**Figure 7-15 Software Handshaking With the Data Pattern for XON and XOFF**

```
class uart_base_test extends uvm_test;

    /** Instance of the environment */
    uart_basic_env env;

    /** Configuration Instance for DTE agent */
    cust_svt_uart_agent_configuration dte_cfg;

    /** Configuration Instance for DCE agent */
    cust_svt_uart_agent_configuration dce_cfg;

    .....

    virtual function void build_phase(uvm_phase phase);
        `uvm_info("build_phase", "Entered ...", UVM_LOW)
        .....

        /** Set the configuration values for DTE agent */
        dte_cfg.is_active                = 1;

        /** Set the configuration values for DCE agent */
        dce_cfg.is_active                = 1;

        /** Set the configuration values for Handshake Type of DTE agent */
        dte_cfg.handshake_type          = svt_uart_configuration::SOFTWARE;

        /** Set the configuration values for Handshake Type of DCE agent */
        dce_cfg.handshake_type          = svt_uart_configuration::SOFTWARE;

        /** Set the configuration values of data pattern for XON packet of DTE agent */
        dte_cfg.data_pattern_xon        = 9'd21;

        /** Set the configuration values of data pattern for XON packet of DCE agent */
        dce_cfg.data_pattern_xon        = 9'd21;

        /** Set the configuration values of data pattern for XOFF packet of DTE agent */
        dte_cfg.data_pattern_xoff       = 9'd23;

        /** Set the configuration values of data pattern for XOFF packet of DCE agent */
        dce_cfg.data_pattern_xoff       = 9'd23;

        .....

        `uvm_info("build_phase", "Exited ...", UVM_LOW)
    endfunction : build_phase

    .....

endclass : uart_base_test
```

## 7.2.5 Example of Software Handshaking With Delay

This section covers the examples for the following:

- ◆ Configuring the handshaking type to the software flow control
- ◆ Configurable delay to flush the receiver buffer (FIFO) when buffer gets full
- ◆ Controllability of transmitting XON and XOFF data pattern on the bus on high priority
- ◆ Configuring the data pattern XON or XOFF value
- ◆ Providing the packet count to 5 from a sequence

Figures 7-16 shows the software handshaking delay sequence with the packet count to 5, buffer flush delay to 200, and XON or XOFF data pattern control.

**Figure 7-16 Software Handshaking With Delay**

```
class uart_soft_handshaking_seq_with_delay extends uvm_sequence #(svt_uart_transaction);

    svt_uart_transaction tx_xact;

    /** UVM object utility macro */
    `uvm_object_utils(uart_soft_handshaking_seq_with_delay)
    .....
    .....
    .....

    virtual task body();
        `uvm_info("body", "Entered ...", UVM_LOW)

        .....
        .....

        `uvm_create(tx_xact)
        start_item(tx_xact);
        if (tx_xact.randomize() with {
            // set number of packets to be sent
            tx_xact.packet_count      == 5;
            tx_xact.buffer_flush_delay == 200;
        }); begin end else begin `uvm_error("body", "Randomization Failed") end
        tx_xact.send_xoff_data_pattern = 1 ;
        tx_xact.send_xon_data_pattern  = 1 ;

        finish_item(tx_xact);

    endtask : body

endclass : uart_soft_handshaking_seq_with_delay
```



Figure 7-17 shows the test configuring the software handshaking with the data pattern for XON and XOFF.

**Figure 7-17 Software Handshaking With Delay and With the Data Pattern for XON and XOFF**

```
class uart_base_test extends uvm_test;

    /** Instance of the environment */
    uart_basic_env env;

    /** Configuration Instance for DTE agent */
    cust_svt_uart_agent_configuration dte_cfg;

    /** Configuration Instance for DCE agent */
    cust_svt_uart_agent_configuration dce_cfg;

    .....

    virtual function void build_phase(uvm_phase phase);
        `uvm_info("build_phase", "Entered ...", UVM_LOW)
        .....

        /** Set the configuration values for DTE agent */
        dte_cfg.is_active = 1;

        /** Set the configuration values for DCE agent */
        dce_cfg.is_active = 1;

        /** Set the configuration values for Handshake Type of DTE agent */
        dte_cfg.handshake_type = svt_uart_configuration::SOFTWARE;

        /** Set the configuration values for Handshake Type of DCE agent */
        dce_cfg.handshake_type = svt_uart_configuration::SOFTWARE;

        /** Set the configuration values of data pattern for XON packet of DTE agent */
        dte_cfg.data_pattern_xon = 9'd21;

        /** Set the configuration values of data pattern for XON packet of DCE agent */
        dce_cfg.data_pattern_xon = 9'd21;

        /** Set the configuration values of data pattern for XOFF packet of DTE agent */
        dte_cfg.data_pattern_xoff = 9'd23;

        /** Set the configuration values of data pattern for XOFF packet of DCE agent */
        dce_cfg.data_pattern_xoff = 9'd23;

        .....

        `uvm_info("build_phase", "Exited ...", UVM_LOW)
    endfunction : build_phase

    .....

endclass : uart_base_test
```

## 7.3 Setting Verbosity Levels

You can set the verbosity levels of the VIP debug either in the testbench or as an option during runtime. This section consists of the following sub-sections:

- ◆ [“Setting Verbosity in the Testbench”](#) on page 96
- ◆ [“Setting Verbosity During Runtime”](#) on page 96

### 7.3.1 Setting Verbosity in the Testbench

To set the verbosity level in the testbench, use the UVM-specified log levels in the code. The components extend from the `uvm_report_object` method. You can use the `uvm_report_object` method to change the verbosity for the agent.

Consider the following example:

```
vip_agent.set_report_verbosity_level(<level>);
```

Here, the following verbosity levels define all the possible levels:

- ◆ UVM\_NONE: Prints the report always. The setting of the verbosity level cannot disable it.
- ◆ UVM\_LOW: Prints the report if the configured verbosity is set to UVM\_LOW or above.
- ◆ UVM\_MEDIUM: Prints the report if the configured verbosity is set to UVM\_MEDIUM or above.
- ◆ UVM\_HIGH: Prints the report if the configured verbosity is set to UVM\_HIGH or above.
- ◆ UVM\_FULL: Prints the report if the configured verbosity is set to UVM\_FULL or above.

### 7.3.2 Setting Verbosity During Runtime

To set the verbosity level during runtime, you can use one of the following methods:

- ◆ [“Method 1: To Enable the Specified Severity in the VIP, DUT, and Testbench”](#) on page 96
- ◆ [“Method 2: To Enable the Specified Severity to the Specific Sub-Classes of VIP”](#) on page 96

#### 7.3.2.1 Method 1: To Enable the Specified Severity in the VIP, DUT, and Testbench

The example for VCS is as follows:

```
vcs <other runtime options> +UVM_VERBOSITY=UVM_MEDIUM
```

#### 7.3.2.2 Method 2: To Enable the Specified Severity to the Specific Sub-Classes of VIP

The example for this method is as follows:

```
+uvm_set_verbosity=component_name,id,verbosity,phase_name,optional_time
```

## 7.4 Application Note for UART RS-485 Mode

- ❖ For using UART VIP in rs485 mode:
  - ◆ Instantiate DTE Passive VIP agent.
  - ◆ Define SVT\_UART\_GPIO macro.
  - ◆ Enable `enable_rs485` system configuration.



- ❖ Following are the set of VIP interface pins to which DUT (RS 485) pins should be connected:
  - ◆ `gpio[0]` – This pin is used for connecting `de` (driver enable) signal of DUT.
  - ◆ `gpio[1]` – This pin is used for connecting `re` (receiver enable) signal of DUT.
  - ◆ `gpio[2]` – This pin is used for connecting `rs485_en` signal of DUT.

[Table 7-3](#) the set of `svt_uart_configuration` variables to configure VIP as per DUT RS 485 mode registers.

**Table 7-3 Configuration Variables for RS 485 Mode**

VIP Configurations		Description
Name	Default Value	
<code>enable_rs485</code>	0 (Disabled)	Determines whether to enable rs485 associated checker rules or not.
<code>de_polarity</code>	1 (active high)	Determines whether de signal is active high (1) or active low (0).
<code>re_polarity</code>	1 (active high)	Determines whether re signal is active high (1) or active low (0).
<code>de_assertion_delay</code>	5 (8'h5)	The assertion time is the time between the activation of the DE signal and the beginning of the START bit. The value represented is in terms of serial clock cycles.
<code>de_deassertion_delay</code>	5 (8'h5)	The de-assertion time is the time between the end of the last stop bit, in a transmitted character, and the de-activation of the DE signal. The value represented is in terms of serial clock cycles.
<code>re_to_de_TAT</code>	10 (16'ha)	If any transmit transfer is ongoing, then the signal waits until transmit has finished and after the turnaround time counter ('de to re') has elapsed.
<code>de_to_re_TAT</code>	10 (16'ha)	If any receive transfer is ongoing, then the signal waits until receive has finished, and after the turnaround time counter ('re to de') has elapsed.
<code>uart_rs485_transfer_mode</code>	RS485_FULL_DUPLEX	<p>RS485_FULL_DUPLEX: The full duplex mode supports both transmit and receive transfers simultaneously. You can choose when to transmit or when to receive. Both 're' and 'de' can be simultaneously asserted or de-asserted at any time. No take care of turnaround timing.</p> <p>RS485_HALF_DUPLEX: The half duplex mode supports either transmit or receive transfers at a time but not both simultaneously. In this mode, it must be insured that a proper turnaround time is maintained while switching from 're' to 'de' or from 'de' to 're'.</p>

[Table 7-4](#) lists the set of checker rules..

**Table 7-4 Checker Rules**

Protocol Check Instance name	Description
<code>svt_err_rs485_re_to_de_turnaround</code>	RS485: In half duplex mode re to de tat time must be followed.

**Table 7-4 Checker Rules**

Protocol Check Instance name	Description
svt_err_rs485_de_to_re_turnaround	RS485: In half duplex mode de to re tat time must be followed.
svt_err_rs485_de_deassertion	RS485: If stop bit on sout is received then de must be de-asserted only after de-deassertion delay.
svt_err_rs485_de_assertion	RS485: If de is asserted start can come on sout only after de-assertion time delay.
svt_err_rs485_no_derive_sin_if_re_off	RS485: No derivation on sin if re is not asserted.
svt_err_rs485_no_derive_sout_if_de_off	RS485: No derivation on sout if de is not asserted.
svt_err_rs485_no_derive_sout_sin_if_de_re_off	RS485: No derivation on sout or sin if de /re is not asserted.
svt_err_rs485_de_re_both_not_high_half_duplex_chk	RS485: In rs485 half duplex mode de and re cannot be high at the same time.
svt_err_rs485_no_re_de_if_rs485_pin_off	RS485: No derivation on re de if rs485 pin is off.
svt_err_rs485_de_re_rs485_pin_cannot_be_x_or_z	RS485: Any of the three gpio pins for de, re, rs485 mode cannot be x 0r z.

**Note**

- RS485 mode feature must be used with DTE passive agent only.
- If enable\_rs485 configuration is ON and gpio[2] (rs485\_en pin of DUT) is LOW, then RS232 (UART) mode checker rules will be on.
- If enable\_rs485 configuration is ON and gpio[2] (rs485\_en pin of DUT) is LOW, then both RS485 mode and RS232 (UART) mode checker rules will be ON. This will be addressed in the upcoming release.

# 8

## Debug

This section provides an overview of how to use all VC-based debug tools with the VIP. This chapter discusses the following topics:

- ❖ [“Setting Up and Using Protocol Analyzer”](#) on page 99
- ❖ [“Setting Up and Using Verdi”](#) on page 101
- ❖ [“Unified Command-Line Interface”](#) on page 106

### 8.1 Setting Up and Using Protocol Analyzer

As designs incorporate more and more complex standard interfaces, engineers tasked with verifying the behavior of those designs find themselves faced with a variety of new challenges. Not only must they understand domain-specific aspects of the design they are verifying, they must also understand the operation of the incorporated interfaces and how those interfaces interact with the design. For a new interface (such as UART VIP) or even a new revision of a well-established interface, this may represent a significant effort. Large System-on-Chips (SoCs) that incorporate multiple protocol blocks further exacerbate these issues.

Protocol Analyzer is an interactive graphical application designed to address these challenges. Protocol Analyzer accelerates the investigation of protocol behavior by providing protocol-oriented analysis and debug capabilities in verification environments that utilize VIP. These capabilities not only reduce the time required to identify the source of bugs that can be directly attributed to protocol behavior, but also provide insight into aspects of the operation of a design that might otherwise be missed.

This section consists of the following topics:

- ◆ [“Methodology Challenges”](#) on page 100
- ◆ [“Protocol Objects”](#) on page 100

### 8.1.1 Methodology Challenges

The complexity of modern protocols also creates a significant challenge for many traditional debug methodologies.

Some methodologies utilize a bottom-up approach, extracting information from the simulation log or waveform dump files and then attempting to transform this low-level data into more easily analyzed higher-level representations. But this approach assumes that all of the required high-level information can be inferred from the low-level data.

Alternately, the debug process may utilize a top-down approach. This approach may be forced, particularly when a test environment focuses primarily on higher-level transactions. But top-down methodologies rarely offer adequate insight into the underlying simulation details, which are often required to uncover the ultimate cause of unexpected behavior.

The scope of recent protocol definitions (for example, <VIP protocol>) extend from the lowest physical details (such as the analog behavior exhibited by a PHY) up to the edge of (and sometimes into) the software domain. Thus, it highlights the challenges faced by a verification engineer who wishes to support a particular protocol to a verification environment, but also illustrates an important requirement for a protocol-oriented analysis tool; specifically, the ability to represent and view protocol data at multiple levels of abstraction.

### 8.1.2 Protocol Objects

Protocol Analyzer is a protocol-oriented analysis environment. It provides visualization and analysis of protocol objects. A protocol object is a general term that refers to any description of data that is found in a protocol specification. In general, a protocol object is a collection of data that is inter related.

The behavior of a protocol is dependable on its own specific objects. Thus, the first step to learning a new protocol is to become familiar with the structure and behavior of those protocol-specific objects. Once the operation of a protocol is well known, the analysis or debugging of protocol-specific behavior will be most productive when that behavior is represented in terms of the protocol-specific objects.

In order to capitalize on such productivity, PA's support for a particular protocol includes the ability to view protocol behavior in terms of the protocol-specific objects and the relationships between those objects.

For more information on PA, see the *Protocol Analyzer Getting Started Guide*.

## 8.2 Setting Up and Using Verdi

Transaction Debug solution is designed for the capture, display, debug, and analysis of abstract data. For example, transactions, messages, or other information that you would access during this phase.

A transaction is an entry of data input by user code (for example, an UVM message) and it contains attributes of different data types; transactions can also be linked by a relation. For maximum flexibility, transactions can be of different types, but not limited to the traditional transaction type. The predefined transaction types (for built-in visualization) are as follows:

- ◆ Message - Regular transactions for `printf`-like logging purposes.
- ◆ Action - A 0-time transaction for recording some actions (for example, read, write, and interrupt). Several action transactions can be formed into a group transaction by adding the `belong_to` relation between the action and the group transaction.
- ◆ Transaction - A transaction with a begin and an end time. Transaction type can be 0-time, for example, begin time is equal to end time. The transaction and action type are relative concepts, based on data abstraction levels.
- ◆ Group - A group contains several member transactions (usually of action type) that together form a transaction. The begin time of the group transaction adopts the begin time of the first member transaction and the end time will adopt the end time of the last member child.



### Note

Different types of transactions can be shown with different symbols (shapes) in the supported visualization, debug, and analysis applications. The transaction type does not currently support user-defined transactions.

This section consists of the following topics:

- ◆ [“Transaction Debugging”](#) on page 102
- ◆ [“Debugging Constraints With Verdi”](#) on page 105

## 8.2.1 Transaction Debugging

The Transaction Browser (tBrowser) window provides a software-oriented waveform-like view (compared to the hardware hierarchical view in the nTrace window) for testbench debugging. The waveform view supports new transaction types and the virtual streams that are recognized transactions from different streams. The Transaction Browser window can be used to debug and analyze transactions and their temporal activity by the time and stream axes. Transaction debugging is used for Verdi.

The two different types of transaction debugging are as follows:

- ◆ [“Import FSDB to the Transaction Browser Window”](#) on page 102
- ◆ [“Dumping Dynamic Objects”](#) on page 104

### 8.2.1.1 Import FSDB to the Transaction Browser Window

To open the tBrowser window, you also can select the Tools > Transaction Debug > Transaction Browser command in the nTrace window as shown in [Figure 8-1](#) after invoking the Verdi platform.

**Figure 8-1 Invoke Transaction Browser Window**

The default pane layout of the Transaction Browser window is shown in [Figure 8-2](#), the stream pane is on the left, the transaction pane in the middle and the value pane on the right.



**Figure 8-2 Transaction Browser Default View**

Click the folder button in the Stream pane directly or select the FSDB file to import. Each tBrowser window can open only one FSDB file. The virtual FSDB file is not currently supported.




**Note**

Import FSDB to the Transaction Browser Window method is applicable for Verdi.

### 8.2.1.2 Dumping Dynamic Objects

Dumping objects and data members to an FSDB file is also available. You can directly select a variable from the Class, Object, Member, Watch, or Local tabs and drag and drop the variable to the nWave frame with the loaded FSDB file. This will dump the variable to the `inter.fsdb` FSDB file and add it to the nWave frame. When the select variable is a class object, the value of the added variable will be the value of the class pointer.

**Figure 8-3 Object Dumping Including Data Member**



After adding objects to the nWave frame, double-click the object to expand it and see its member data as shown in Figure 8-3. If there is a data member with class type, you can add it as an individual variable in the nWave frame. As shown in Figure 8-4, right-click the variable in the waveform and use the Add Object button to add this object to the nWave frame.

**Figure 8-4 Directly Add Object in nWave**



After adding the data member with the class type, you can expand it as the added object described above.



## 8.2.2 Debugging Constraints With Verdi

The Verdi platform provides the Constraints Solver engine for randomization. You will be able to analyze a randomized call after the randomization is completed and before the post-randomization is executed.

Constraints Solver is a complex engine of simulation with VCS where good debug capabilities can greatly enhance user efficiency. Better debug capabilities can help the users understand the constraints better. In addition, it can help the users understand how a certain randomized call was solved, the sources of inefficiency, and the reason for a solver failure during the enabled Interactive Simulation Debug mode.

The Verdi features are as follows:

- ◆ Display the constraints and random variables information in the Local frame. The Constraint Mode and Random Mode can be enabled and disabled in the Local frame.
- ◆ Display the static constraint information in the Member frame.
- ◆ Constraint breakpoints can be set and the simulation control command is provided to step into Constraint Debug mode.
- ◆ Show the details on how the constraints were solved in the Solver tab and show the relationship between the variables in the Relation tab.
- ◆ Re-randomization is supported.
- ◆ Interactive rewind is supported.
- ◆ Distribution Debug is supported.
- ◆ Add new constraints on-the-fly from the Local tab.

## 8.3 Unified Command-Line Interface

Unified Command-line Interface (UCLI) provides a common set of commands for verification products.

UCLI provides productive system-level debug features that cover the varied modeling abstraction and encapsulation constructs used in both the design and testbench. It also provides a combination of the abstraction layers and the wealth of data sources in modern SoC design with IP reuse includes the following requirements:

- ◆ User-added messaging
- ◆ Flexible recording mechanism with an easy to control use-model
- ◆ Sampling mechanism

To address these needs, VCS provides the following system tasks `$fsdblog` and `$vcdplusmsglog` that are called from SystemVerilog.

- ◆ `$vcdplustblog` is intended for design and testbench static and dynamic data recording. It is primarily suited for logging of testbench call frames and for creating dynamic data waveforms essential for post-process debug. `$vcdplustblog` forms the basis of transaction-based debug of dynamic data.
- ◆ `$vcdplusmsglog` on the other hand, is intended primarily for recording messages, notes, and most importantly transactions - definition, creation, and relationships on multiple streams. `$vcdplusmsglog` forms the basis of transaction modeling and debug.

The tasks can be applied in many contexts to record data directly into the VPD file. Both these tasks are based on the transaction abstraction.



### Note

UCLI is compatible with Tcl 8.4. You can use any Tcl command with UCLI. VCS/VCS-MX simulation in 32-bit mode uses the 32-bit version of Tcl to support UCLI, while VCS/VCS-MX simulation in 64-bit mode uses the 64-bit version of Tcl to support UCLI. Supporting the 64-bit integer arithmetic in UCLI is possible only with the 64-bit version of Tcl.

## A

# Reporting Problems

This chapter provides an overview for working through and reporting issues encountered in the field. It describes the data you must submit when a problem is initially reported to Synopsys. After a review of the initial information, Synopsys may decide to request adjustments to the information being requested, which is the focus of the next section.

This chapter discusses the following topics:

- ❖ [“Initial Customer Information”](#) on page 107
- ❖ [“Generating Protocol Analyzer Data Files”](#) on page 110

## A.1 Initial Customer Information

To report any issues, you may contact the Synopsys Support Center by following these steps:

- Before you contact technical support, be prepared to provide the following:
  - ❖ A description of the issue under investigation
  - ❖ A description of your verification environment
- Create a Value Change Dump (VCD) file
- Generate a log file for the simulation

Providing this information will help ensure accurate diagnosis of the problem.

If the requested information is not sufficient to determine the cause of your issue, the Synopsys Support Center may request a simple testbench demonstrating the issue. This is the most effective way to debug issues, but if an example cannot be provided, Synopsys may request additional information that could include regenerating the log file using different settings.

If your testbench initializes the random seed in the host simulator (`srandom()`), then a seed that can be used to demonstrate the problem must be included in the testbench or provided as information for executing the testbench.

For more information, see `srandom()` in the VCS manual.

This section consists of the following topics:

- ◆ [“Describing Your Issue”](#) on page 108
- ◆ [“Describing Your Verification Environment”](#) on page 108
- ◆ [“Creating a Waveform File”](#) on page 108
- ◆ [“Creating a Log File”](#) on page 108

- ◆ [“Enabling Traffic Logs”](#) on page 108

### A.1.1 Describing Your Issue

Compose a detailed description of the issue under investigation. Include the simulation time and bus cycle of the failure, as well as any error or warning messages that are part of the failure.

### A.1.2 Describing Your Verification Environment

Assemble information about your simulation environment, making sure to include:

- ◆ OS type and version
- ◆ Testbench language (SystemVerilog or Verilog)
- ◆ Simulator and version
- ◆ DUT languages (Verilog)

### A.1.3 Creating a Waveform File

For a Verilog or SystemVerilog simulation, generate a VCD waveform file by specifying the following in your top level testbench.

```
initial begin
    $dumpvars;
end
```

When the simulation is completed, a VCD file named *verilog.dump* will be present in the runtime directory.

### A.1.4 Creating a Log File

Log file generation relies on basic SVT logging capabilities. The only specific requirement for issue submission is that the log be descriptive without being too verbose.

For details on setting verbosity levels, see Section [7.3 “Setting Verbosity Levels”](#) on page 96

### A.1.5 Enabling Traffic Logs

You can enable or disable traffic logs using the `enable_traffic_log` variable, which is defined in the `svt_uart_agent_configuration` class. The default value of the variable is 1, which enables traffic logs, by default.

To disable traffic logs, set the value of the related trace variable to 0 in the derived class, which is used in your VIP agent. When the environment is simulated, traffic log files are generated according to the configuration.

The following code setting illustrate how you can enable the traffic log assuming the `dte_cfg` handle is of the `cust_svt_uart_agent_configuration` class:

```
dte_cfg.enable_traffic_log = 1;
```

To disable traffic logs, set the value of the `enable_traffic_log` variable to 1 in the `cust_svt_uart_agent_configuration` class, which is used in your VIP agent. When the environment is simulated, traffic log files are generated according to the configuration.

Figure A-1 shows the traffic log generated by the above code setting.


**Figure A-1 Traffic Log**

(1 s)	DATA		PAR	REMARKS DOWNSTREAM	DATA		PAR	REMARKS UPSTREAM
	MSB	LSB	P		MSB	LSB	P	
40	DTE BFM	Log		DTE : Waiting for DTR and DSR to turn Active				
260			-	Start Condition Detected			-	Start Condition Detected
250			-				-	
2020	001C0011		1	Data Parity			-	
2020			-	Stop Detected			-	
2020			-		00101110		0	Data Parity
2020			-				-	Stop Detected
3140			-	Start Condition Detected			-	
3940			-				-	Start Condition Detected
4900	000C0011		0	Data Parity			-	
4900			-	Stop Detected			-	
5700			-		01100010		1	Data Parity
5700			-				-	Stop Detected
6020			-	Start Condition Detected			-	
7620			-				-	Start Condition Detected
7780	11011001		1	Data Parity			-	
7780			-	Stop Detected			-	
8900			-	Start Condition Detected			-	
9380			-		00110010		1	Data Parity
9380			-				-	Stop Detected
10660	100C0011		1	Data Parity			-	
10660			-	Stop Detected			-	
11300			-				-	Start Condition Detected
11780			-	Start Condition Detected			-	
13060			-		11110001		1	Data Parity
13060			-				-	Stop Detected
13540	01011111		0	Data Parity			-	
13540			-	Stop Detected			-	
14680			-	Start Condition Detected			-	
14980			-				-	Start Condition Detected
16420	00111010		0	Data Parity			-	
16420			-	Stop Detected			-	
16740			-		00011011		0	Data Parity
16740			-				-	Stop Detected
17220			-	Start Condition Detected			-	
18660			-				-	Start Condition Detected
18980	101C1101		1	Data Parity			-	
18980			-	Stop Detected			-	
19780			-	Start Condition Detected			-	
20420			-		10110101		1	Data Parity
20420			-				-	Stop Detected
21540	01011001		0	Data Parity			-	
21540			-	Stop Detected			-	
22340			-	Start Condition Detected			-	
22340			-				-	Start Condition Detected

## A.2 Generating Protocol Analyzer Data Files

The input files for the PA are generated during simulation. [Figure A-2](#) shows the components that comprise a typical simulation run: a DUT, a TE, and multiple instances of VIP. For example, there are three instances of two different VIPs.

**Figure A-2 Simulation Run**



During simulation, multiple files are created. The Simulation log file is generated by any simulation run. The other files are protocol or VIP-specific and instance-specific. These files contain information about the protocol objects that were transmitted and / or received during the simulation.



### Attention

Each instance of the VIP must be appropriately configured to create the data files that can be read by the PA. By default, these files are not generated. For instructions on enabling the generation of Protocol Analyzer configuration files, consult the user manual for each supported VIP.

After a simulation run has completed, the simulation log and the VIP-generated files can be read into the Protocol Analyzer for analysis.