


## 1 Odd-even transposition sort [40 Points]

Odd-even transposition sort algorithm is a parallel sorting algorithm. It sorts  $n$  elements in  $n$  clocks ( $n$  is even), each of which requires  $n/2$  compare-exchange operations. This algorithm alternates between two phases, called the odd and even phases. Let  $\langle a_1, a_2, \dots, a_n \rangle$  be the sequence to be sorted. During the odd phase, elements with odd indices are compared with their right neighbors, and if they are out of sequence they are exchanged; thus, the pairs  $(a_1, a_2), (a_3, a_4), \dots, (a_{n-1}, a_n)$  are compare-exchanged (assuming  $n$  is even). Similarly, during the even phase, elements with even indices are compared with their right neighbors, and if they are out of sequence they are exchanged; thus, the pairs  $(a_2, a_3), (a_4, a_5), \dots, (a_{n-2}, a_{n-1})$  are compare-exchanged. After  $n$  phases of odd-even exchanges, the sequence is sorted. An example sorting instance is shown in Figure 1 and the sequential algorithm is shown in figure 2.


### 1.1 Implementation : Using Xilinx Vivado Software (Use Zynq-7000 xc7z007sclg225-2 FPGA)

Consider only 8-bit arithmetic. All the values are already stored in the BRAM.

1. Using Verilog, implement **odd-even transposition circuit**, which takes  $n$ , 8 bit inputs and sort them.
  2. For a 16 elements write a test bench and verify the waveforms.
  3. Elaborate the design and include all the schematics' screenshots of the modules in the report.
  4. Synthesis the design and include the screenshots.
  5. Generate Resource and timing estimations and include them in the report.
  6. Redo part 3, 4, 5 for 32, 64, 128.
- 
1. Schematic's screenshots
    - a. CaS model: this is the model that compare two 8-bit number A and B, and sort them in the order of magnitude.




- b. OES is the top module of the design ( the schematic of 32,64,128 will be included in the later part of the report)



- c. Function waveform  
In this simulation, we can get the output in order of big and small




## 1. Resource estimation




Name	Slice LUTs	Slice Regs	Bonded IOB (54)	BUFGCTRL (32)
OE_Sort	1440	1920	257	1
gerbk2[0](null[0].CS1 (Compare_and_Swap_1))	12	16	0	0
gerbk2[0](null[0].CS1 (Compare_and_Swap_3))	24	16	0	0
gerbk2[0](null[4].CS1 (Compare_and_Swap_4))	24	16	0	0
gerbk2[0](null[6].CS1 (Compare_and_Swap_5))	24	16	0	0
gerbk2[0](null[8].CS1 (Compare_and_Swap_6))	24	16	0	0
gerbk2[0](null[10].CS1 (Compare_and_Swap_0))	24	16	0	0
gerbk2[0](null[12].CS1 (Compare_and_Swap_1))	24	16	0	0
gerbk2[0](null[14].CS1 (Compare_and_Swap_2))	36	16	0	0
gerbk2[1](null[1].CS2 (Compare_and_Swap_54))	12	16	0	0
gerbk2[1](null[3].CS2 (Compare_and_Swap_55))	12	16	0	0
gerbk2[1](null[5].CS2 (Compare_and_Swap_56))	12	16	0	0
gerbk2[1](null[7].CS2 (Compare_and_Swap_57))	12	16	0	0
gerbk2[1](null[9].CS2 (Compare_and_Swap_58))	12	16	0	0
gerbk2[1](null[11].CS2 (Compare_and_Swap_59))	12	16	0	0
gerbk2[1](null[13].CS2 (Compare_and_Swap_53))	12	16	0	0
gerbk2[2](null[0].CS1 (Compare_and_Swap_56))	0	16	0	0
gerbk2[2](null[0].CS1 (Compare_and_Swap_63))	12	16	0	0
gerbk2[2](null[4].CS1 (Compare_and_Swap_64))	12	16	0	0
gerbk2[2](null[6].CS1 (Compare_and_Swap_65))	12	16	0	0
gerbk2[2](null[8].CS1 (Compare_and_Swap_66))	12	16	0	0
gerbk2[2](null[10].CS1 (Compare_and_Swap_60))	12	16	0	0

## 2. Timing estimation



Setup	Hold	Setup Width
Worst Negative Slack (NS) 0.537 ns	Worst Hold Slack (NS) 0.103 ns	Worst Pulse Width Slack (NPW) 0.003 ns
Total Negative Slack (NS) 0.000 ns	Total Hold Slack (NS) 0.000 ns	Total Pulse Width Slack (NPW) 0.000 ns
Number of Timing Endpoints 0	Number of Timing Endpoints 0	Number of Timing Endpoints 0
Star Number of Endpoints 0	Star Number of Endpoints 0	Star Number of Endpoints 387


## 3. Power estimation



Summary
Power estimation from Synthesized netlist. Activity derived from comprehensive simulation files or vectorless analysis. Note: these are early estimates and change after implementation.
Total On-Chip Power: 0.180 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
junction Temperature: 25.0°C
Thermal Margin: 72.8°C (0.1 W)
Efficiency: 13.37%
Power supplied to off-chip devices: 0 W
Confidence level: Low

## e. Simulation for 32 elements

### 1. Resource estimation



Name	Slice LUTs	Slice Regs	Bonded IOB (54)	BUFGCTRL (32)
OE_Sort	5952	7936	513	1
gerbk2[0](null[0].CS1 (Compare_and_Swap_1))	12	16	0	0
gerbk2[0](null[2].CS1 (Compare_and_Swap_10))	24	16	0	0
gerbk2[0](null[4].CS1 (Compare_and_Swap_12))	24	16	0	0
gerbk2[0](null[6].CS1 (Compare_and_Swap_13))	24	16	0	0
gerbk2[0](null[8].CS1 (Compare_and_Swap_14))	24	16	0	0
gerbk2[0](null[10].CS1 (Compare_and_Swap_5))	24	16	0	0
gerbk2[0](null[12].CS1 (Compare_and_Swap_1))	24	16	0	0
gerbk2[0](null[14].CS1 (Compare_and_Swap_2))	24	16	0	0
gerbk2[0](null[16].CS1 (Compare_and_Swap_3))	24	16	0	0
gerbk2[0](null[18].CS1 (Compare_and_Swap_4))	24	16	0	0
gerbk2[0](null[20].CS1 (Compare_and_Swap_5))	24	16	0	0
gerbk2[0](null[22].CS1 (Compare_and_Swap_6))	24	16	0	0
gerbk2[0](null[24].CS1 (Compare_and_Swap_7))	24	16	0	0
gerbk2[0](null[26].CS1 (Compare_and_Swap_8))	24	16	0	0
gerbk2[0](null[28].CS1 (Compare_and_Swap_9))	24	16	0	0
gerbk2[0](null[30].CS1 (Compare_and_Swap_11))	36	16	0	0
gerbk2[1](null[1].CS2 (Compare_and_Swap_175))	12	16	0	0
gerbk2[1](null[3].CS2 (Compare_and_Swap_181))	12	16	0	0
gerbk2[1](null[5].CS2 (Compare_and_Swap_182))	12	16	0	0
gerbk2[1](null[7].CS2 (Compare_and_Swap_183))	12	16	0	0
gerbk2[1](null[9].CS2 (Compare_and_Swap_184))	12	16	0	0
gerbk2[1](null[11].CS2 (Compare_and_Swap_170))	12	16	0	0

### 2. Timing estimation

## 1. Resource estimation



- $n$
2. Consider an adder stage  $r$ , how many adder modules needed for the stage?  

$$2^{\log n - r}$$
  3. If all the inputs to the design represented using  $k$  bits, how many bits are needed to represent the final result of the Multiply and Adder Tree?  

$$2^{k-1 + \log n}$$
  4. How many Adder modules need for the entire multiply and adder tree design?  

$$n-1$$
  5. How many clock cycles need to produce the first output element in the adder tree?  

$$\log n + 1$$
  6. How many clock cycles need to multiply two  $n \times n$  matrices?  

$$n^2 + \log n$$

### 2.1.2 Implementation


1. Write a testbench which provides two 4X4 matrices to the design and takes output final 4X4 resultant matrix.
2. Simulate the design using the simulator and include the waveform in the report (Clearly indicate the locations where final outputs produced)
3. Elaborate the design and include all the schematics' screenshots of the modules (MulandAddTree, adder, and multiply) in the report.
4. Synthesis the design and include the screenshots like part 3.
5. Generate Resource and timing estimations and include them in the report.

Sche



6. Generate power estimation reports and include them in the report.
7. How many of parallel *MulandAddTrees* can be implemented in this FPGA (Provide resource utilization reports with parallel *MulandAddTrees*)?
8. Redo part 4,5,6 for 8x8, 16x16 and 32x32 matrices.

Schematic's screenshots are shown below:

- a. Multiply Unit is designed to get the product of two 8-bit number A and B.
- b. And according to the number of elements of matrix, combine all the multiply units into Multiply Combination.
- c. For adder, it computes the 4 A and B








d. Function waveform





### e. 8-bit timing analysis

#### Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.161 ns	Worst Hold Slack (WHS): 0.170 ns	Worst Pulse Width Slack (WPWS): 2.000 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 120	Total Number of Endpoints: 120	Total Number of Endpoints: 249
All user specified timing constraints are met.		

### f. 8-bit resources analysis

Hierarchy	Name	Slice LUTs (14400)	Slice Registers (28800)	Bonded I/Os (54)	BUFCTRL (32)
Summary	Adder_Tree[4] Adder_Layer[3] Adder_1 Adder_4	8	8	0	0
Slice Logic	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_5	8	8	0	0
Slice LUTs (15%)	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_6	8	8	0	0
LUT as Logic (15%)	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_7	8	8	0	0
Slice Registers (15%)	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_8	8	8	0	0
Register as Flip	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_9	8	8	0	0
Memory	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_10	8	8	0	0
DSP	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_11	8	8	0	0
v0 and GT Specific	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_12	8	8	0	0
Bonded I/Os (>=100%)	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_13	8	8	0	0
Clocking	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_14	8	8	0	0
BUFCTRL (15%)	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_15	8	8	0	0
Specific Feature	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_16	8	8	0	0
Primitives	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_17	8	8	0	0
Black Boxes	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_18	8	8	0	0
Instantiated Hierarchy	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_19	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_20	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_21	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_22	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_23	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_24	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_25	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_26	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_27	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_28	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_29	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_30	8	8	0	0
	Adder_Tree[4] Adder_Layer[4] Adder_1 Adder_31	8	8	0	0


### g. 8-bit power analysis

## Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

**Total On-Chip Power:** 0.116 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 26.3°C  
Thermal Margin: 73.7°C (6.2 W)  
Effective  $\theta_{JA}$ : 11.5°C/W  
Power supplied to off-chip devices: 0 W  
Confidence level: Low  
[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

### On-Chip Power



## h. 16 inputs timing analysis

General Information	Setup	Hold	Pulse Width
Timer Settings			
Design Timing Summary			
Clock Summary (1)			
Check Timing (256)			
Intra-Clock Paths			
Inter-Clock Paths			
Other Path Groups			
User Ignored Paths			
Unconstrained Paths			

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.207 ns	Worst Hold Slack (WHS): 0.194 ns	Worst Pulse Width Slack (WPWS):
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS):
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints:
Total Number of Endpoints: 1792	Total Number of Endpoints: 1792	Total Number of Endpoints:

All user specified timing constraints are met.


## i. 16 inputs power analysis

## Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

**Total On-Chip Power:** 0.134 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 26.5°C  
Thermal Margin: 73.5°C (6.2 W)  
Effective  $\theta_{JA}$ : 11.5°C/W  
Power supplied to off-chip devices: 0 W  
Confidence level: Low  
[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

### On-Chip Power



## j. 16 inputs resources analysis

Tcl Console	Messages	Log	Reports	Design Runs	Utilization	Timing	
Hierarchy							
Hierarchy							
Summary							
Slice Logic							
Slice LUTs (1.0%)							
LUT as Logic (1.0%)							
Slice Registers (7%)							
Register as Flip-Flop							
Memory							
DSP							
IO and GT Specific							
Bonded IOB (>100%)							
Clocking							
BUFGCTRL (3%)							
Specific Feature							
Primitives							
Black Boxes							
Instantiated Netlists							
Name							
OE_Sort							
genblk2[0].(null)[0].CS1 (Compare_and_Swap)							
genblk2[0].(null)[2].CS1 (Compare_and_Swap_3)							
genblk2[0].(null)[4].CS1 (Compare_and_Swap_4)							
genblk2[0].(null)[6].CS1 (Compare_and_Swap_5)							
genblk2[0].(null)[8].CS1 (Compare_and_Swap_6)							
genblk2[0].(null)[10].CS1 (Compare_and_Swap_0)							
genblk2[0].(null)[12].CS1 (Compare_and_Swap_1)							
genblk2[0].(null)[14].CS1 (Compare_and_Swap_2)							
genblk2[1].(null)[1].CS2 (Compare_and_Swap_54)							
genblk2[1].(null)[3].CS2 (Compare_and_Swap_55)							
genblk2[1].(null)[5].CS2 (Compare_and_Swap_56)							
genblk2[1].(null)[7].CS2 (Compare_and_Swap_57)							
genblk2[1].(null)[9].CS2 (Compare_and_Swap_58)							
genblk2[1].(null)[11].CS2 (Compare_and_Swap_52)							
genblk2[1].(null)[13].CS2 (Compare_and_Swap_53)							
genblk2[2].(null)[0].CS1 (Compare_and_Swap_59)							
genblk2[2].(null)[2].CS1 (Compare_and_Swap_63)							
genblk2[2].(null)[4].CS1 (Compare_and_Swap_64)							
genblk2[2].(null)[6].CS1 (Compare_and_Swap_65)							
genblk2[2].(null)[8].CS1 (Compare_and_Swap_66)							
genblk2[2].(null)[10].CS1 (Compare_and_Swap_60)							

32inputs timing analysis

Design Timing Summary		
Setup		
Hold		
Pulse Width		
Worst Negative Slack (WNS): 3.169 ns		
Worst Hold Slack (WHS): 0.166 ns		
Worst Pulse Width Slack (WPWS): 2.000 ns		
Total Negative Slack (TNS): 0.000 ns		
Total Hold Slack (THS): 0.000 ns		
Total Pulse Width Negative Slack (TPWS): 0.000 ns		
Number of Failing Endpoints: 0		
Number of Failing Endpoints: 0		
Number of Failing Endpoints: 0		
Total Number of Endpoints: 248		
Total Number of Endpoints: 248		
Total Number of Endpoints: 505		
All user specified timing constraints are met.		

32 inputs power analysis


## Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

**Total On-Chip Power:** 0.123 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 25.8°C  
Thermal Margin: 74.2°C (12.0 W)  
Effective  $\theta_{JA}$ : 6.2°C/W  
Power supplied to off-chip devices: 0 W  
Confidence level: Low

































[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

### On-Chip Power



32 inputs resource analysis


Name	^1	Slice LUTs (8000)	Slice Registers (16000)	Bonded IOB (112)	BUFGCTRL (32)
<div> <div></div> <div>N</div> <div>MulandAddTree</div> </div>		1336	504	521	1
<div><div></div></div> Adder_Tree[1].Adder_Layer[1].Adder_i (Adder_15)		8	8	0	0
<div><div></div></div> Adder_Tree[2].Adder_Layer[1].Adder_i (Adder_16)		8	8	0	0
<div><div></div></div> Adder_Tree[2].Adder_Layer[2].Adder_i (Adder_17)		8	8	0	0
<div><div></div></div> Adder_Tree[4].Adder_Layer[1].Adder_i (Adder_18)		8	8	0	0
<div><div></div></div> Adder_Tree[4].Adder_Layer[2].Adder_i (Adder_19)		8	8	0	0
<div><div></div></div> Adder_Tree[4].Adder_Layer[3].Adder_i (Adder_20)		8	8	0	0
<div><div></div></div> Adder_Tree[4].Adder_Layer[4].Adder_i (Adder_21)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[1].Adder_i (Adder_22)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[2].Adder_i (Adder_23)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[3].Adder_i (Adder_24)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[4].Adder_i (Adder_25)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[5].Adder_i (Adder_26)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[6].Adder_i (Adder_27)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[7].Adder_i (Adder_28)		8	8	0	0
<div><div></div></div> Adder_Tree[8].Adder_Layer[8].Adder_i (Adder_29)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[1].Adder_1 (Adder_6)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[2].Adder_1 (Adder_7)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[3].Adder_1 (Adder_8)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[4].Adder_1 (Adder_9)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[5].Adder_1 (Adder_10)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[6].Adder_1 (Adder_11)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[7].Adder_1 (Adder_12)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[8].Adder_1 (Adder_13)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[9].Adder_1 (Adder_14)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[10].Adder_1 (Adder_1)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[11].Adder_1 (Adder_0)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[12].Adder_1 (Adder_1)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[13].Adder_1 (Adder_2)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[14].Adder_1 (Adder_3)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[15].Adder_1 (Adder_4)		8	8	0	0
<div><div></div></div> Adder_Tree[16].Adder_Layer[16].Adder_1 (Adder_5)		8	8	0	0

 Multipliers[0].mult (Multiplier)	34	8	0	0
 Multipliers[1].mult (Multiplier_40)	34	8	0	0
 Multipliers[2].mult (Multiplier_51)	34	8	0	0
 Multipliers[3].mult (Multiplier_54)	34	8	0	0
 Multipliers[4].mult (Multiplier_55)	34	8	0	0
 Multipliers[5].mult (Multiplier_56)	34	8	0	0
 Multipliers[6].mult (Multiplier_57)	34	8	0	0
 Multipliers[7].mult (Multiplier_58)	34	8	0	0
 Multipliers[8].mult (Multiplier_59)	34	8	0	0
 Multipliers[9].mult (Multiplier_60)	34	8	0	0
 Multipliers[10].mult (Multiplier_30)	34	8	0	0
 Multipliers[11].mult (Multiplier_31)	34	8	0	0
 Multipliers[12].mult (Multiplier_32)	34	8	0	0
 Multipliers[13].mult (Multiplier_33)	34	8	0	0
 Multipliers[14].mult (Multiplier_34)	34	8	0	0
 Multipliers[15].mult (Multiplier_35)	34	8	0	0
 Multipliers[16].mult (Multiplier_36)	34	8	0	0
 Multipliers[17].mult (Multiplier_37)	34	8	0	0
 Multipliers[18].mult (Multiplier_38)	34	8	0	0
 Multipliers[19].mult (Multiplier_39)	34	8	0	0
 Multipliers[20].mult (Multiplier_41)	34	8	0	0
 Multipliers[21].mult (Multiplier_42)	34	8	0	0
 Multipliers[22].mult (Multiplier_43)	34	8	0	0
 Multipliers[23].mult (Multiplier_44)	34	8	0	0
 Multipliers[24].mult (Multiplier_45)	34	8	0	0
 Multipliers[25].mult (Multiplier_46)	34	8	0	0
 Multipliers[26].mult (Multiplier_47)	34	8	0	0
 Multipliers[27].mult (Multiplier_48)	34	8	0	0
 Multipliers[28].mult (Multiplier_49)	34	8	0	0
 Multipliers[29].mult (Multiplier_50)	34	8	0	0
 Multipliers[30].mult (Multiplier_52)	34	8	0	0
 Multipliers[31].mult (Multiplier_53)	34	8	0	0



Add for more information


1. 32 odd-even sorting







2. 64 odd-even sorting











### 3. 128 odd-even sorting
















































## 8-bit Matrix multiplier schematic

